Agilent Technologies DC122 Benutzerhandbuch

Seite von 55
The Single Acquisition mode is the normal operation of most digitizer products. In this mode an acquisition consists 
of a waveform recorded with a single trigger. The user selects the sampling rate and acquisition memory size and sets 
the number of segments to 1 (default value). 
The Sequence Acquisition mode allows the capture and storage of consecutive “single” waveforms. Sequence 
Acquisition mode is useful as it can optimize the digitizer’s sampling rate and memory requirements for applications 
where only portions of the signal being analyzed are important. The mode is extremely useful in almost all impulse-
response type applications (RADAR, SONAR, LIDAR, Time-of-Flight, Ultrasonics, Medical and Biomedical 
Research, etc.). 
In Sequence Acquisition mode the acquisition memory is divided into a pre-selected number of segments. 
Waveforms are stored in successive memory segments as they arrive. Each waveform requires its own individual 
trigger. The memory can be divided into any number of segments between 2 and 1000 (up to 16000 segments with 
the M32M option in a DC282 and 125000 segments with options M256M or greater). In Sequence Acquisition mode 
the user needs to specify the sampling rate, the total acquisition memory, and the number of segments. Note that the 
Single Acquisition mode is just a special case of the Sequence Acquisition mode with the number of segments set to 
1. 
Sequence acquisition enables successive events, which can occur within a very short time, to be captured and stored 
without loss. A crucial feature of Sequence Acquisition mode is that it has a very fast trigger rearm time. A fast 
trigger rearm helps produce very low “dead time” (< 350 ns for the highest available sampling rates using internal 
memory and < 1.8 μs for the highest available sampling rates with optional memory) between the segments of a 
sequence acquisition. The “dead time” is the period after the end of an event when the card cannot digitize data for a 
new trigger event.  
3.3.4.  Simultaneous Multibuffer Acquisition and Readout (SMAR) 
The internal memory has a dual-port structure which can be exploited to permit simultaneous data acquisition and 
read out. The memory can be turned into a circular buffer of a chosen number of banks, between 2 and 1000. Data 
can be read out of one bank while data is acquired into any available free banks. This mechanism, together with 
sequence acquisition, helps achieve a high maximum continuous event rate in spite of interrupts due to the computer 
operating system. The maximum continuous event rate is the maximum value of the trigger frequency that can be 
accepted without the loss of any event. Note that this mode is available for internal memory only and does not work 
for all cases of sampling rate, channel combination, and ASBus
2
 usage. It will work for the maximum sampling rate. 
This mode is available for the DC222, DC252, and DC282 only. Please contact us if you have any doubts. 
3.3.5.  Timing 
A crystal-controlled timebase is used to clock the ADC system of the digitizers. The timebase accuracy is guaranteed 
to be better than 2 ppm . The digitizers also include a built-in Trigger Time Interpolator (TTI) that measures the time 
from the trigger point to the first sample point. This information is essential for determining the precise relation 
between the trigger or other event of interest and the digitized samples of the signal. The TTI resolution is ~10 ps. 
3.3.6.  Timebase Range 
The timebase range defines the time period over which data is being acquired. For example, the DC282 has a 
standard acquisition memory of 256 Kpoints and maximum sampling rate of 2 GS/s. Therefore, at the maximum 
sampling rate, the digitizer can record a signal over a timebase range of up to 130 
μs (approx. 260,000 points * 
0.5 ns/point). The timebase range can be adjusted by varying the amount of acquisition memory or the sampling rate 
of the digitizer. 
3.3.7.  Combining channels 
The DC152, DC252, and DC282 digitizers offer the possibility of combining the converters (and their memories) 
from two or four channels to analyze a single input channel. With this feature the maximum sampling rate and the 
maximum amount of acquisition memory can be doubled or quadrupled if all of the input channels are not of 
immediate interest. 
3.3.8.  Data Readout 
The DC222, DC252, and DC282 digitizers are capable of handling 64-bit 66 MHz readout. Such operation requires a 
single board computer or a cPCI interface + PC supporting such functionality. All devices in the crate must be 
capable of 66 MHz readout. The crate may also have to be set so as to allow this mode; this means M66EN must be 
open and V(I/O) should be 3.3 V. Acqiris CC103, CC105, and CC108 crates have toggle switches to select such use. 
User Manual: Family of 10-bit Digitizers 
 
Page 31 of 55