Nxp Semiconductors UM10310 User Manual
UM10310_1
© NXP B.V. 2008. All rights reserved.
User manual
Rev. 01 — 1 December 2008
102 of 139
NXP Semiconductors
UM10310
P89LPC9321 User manual
external crystal oscillator or the watchdog oscillator selected by the WDCLK bit in the
WDCON register and XTALWD bit in the CLKCON register. (Note that switching of the
clock sources will not take effect immediately - see
WDCON register and XTALWD bit in the CLKCON register. (Note that switching of the
clock sources will not take effect immediately - see
The watchdog asserts the watchdog reset when the watchdog count underflows and the
watchdog reset is enabled. When the watchdog reset is enabled, writing to WDL or
WDCON must be followed by a feed sequence for the new values to take effect.
watchdog reset is enabled. When the watchdog reset is enabled, writing to WDL or
WDCON must be followed by a feed sequence for the new values to take effect.
If a watchdog reset occurs, its behavior is similar to power on reset. Both POF and BOF
are cleared.
are cleared.
15.2 Feed sequence
) are not
directly loaded by the user. The user writes to the WDCON and the WDL SFRs. At the end
of a feed sequence, the values in the WDCON and WDL SFRs are loaded to the control
register and the 8-bit down counter. Before the feed sequence, any new values written to
these two SFRs will not take effect. To avoid a watchdog reset, the watchdog timer needs
to be fed (via a special sequence of software action called the feed sequence) prior to
reaching an underflow.
of a feed sequence, the values in the WDCON and WDL SFRs are loaded to the control
register and the 8-bit down counter. Before the feed sequence, any new values written to
these two SFRs will not take effect. To avoid a watchdog reset, the watchdog timer needs
to be fed (via a special sequence of software action called the feed sequence) prior to
reaching an underflow.
Table 96.
Watchdog timer configuration
WDTE WDSE FUNCTION
0
x
The watchdog reset is disabled. The timer can be used as an internal timer and
can be used to generate an interrupt. WDSE has no effect.
can be used to generate an interrupt. WDSE has no effect.
1
0
The watchdog reset is enabled. The user can set WDCLK to choose the clock
source.
source.
1
1
The watchdog reset is enabled, along with additional safety features:
1. WDCLK is forced to 1 (using watchdog oscillator)
2. WDCON and WDL register can only be written once
3. WDRUN is forced to 1
Fig 49. Watchdog Prescaler.
÷2
÷2
÷2
÷2
÷2
÷2
÷2
PRE2
XTALWD
PRE1
PRE0
Watchdog
oscillator
external crystal
oscillator
÷32
÷64
÷32
÷128
÷256
÷512
÷1024
÷2048
÷4096
TO WATCHDOG
DOWN COUNTER
(after one prescaler
count delay)
DOWN COUNTER
(after one prescaler
count delay)
DECODE
002aae092
000
0
1
001
010
011
100
101
110
111
010
011
100
101
110
111
Watchdog clock
after a Watchdog
feed sequence
0
1
PCLK