Philips TDA5051A User Manual

Page of 28
1999 May 31
5
Philips Semiconductors
Product specification
Home automation modem
TDA5051A
The DAC and the power stage are set in order to provide
a maximum signal level of 122 dB
µ
V (RMS) at the output.
The output of the power stage (TX
OUT
) must always be
connected to a decoupling capacitor, because of a DC
level of 0.5V
DD
 at this pin, which is present even when the
device is not transmitting. This pin must also be protected
against overvoltage and negative transient signals
.
The DC level of TX
OUT
 can be used to bias a unipolar
transient suppressor, as shown in the application diagram;
see Fig.18.
Direct connection to the mains is done through an LC
network for low-cost applications. However, a HF signal
transformer could be used when power-line insulation has
to be performed.
Reception mode
The input signal received by the modem is applied to a
wide range input amplifier with AGC (
6 to +30 dB). This is
basically for noise performance improvement and signal
level adjustment, which ensures a maximum sensitivity of
the ADC. An 8-bit conversion is then performed, followed
by digital band-pass filtering, to meet the CISPR
normalization and to comply with some additional
limitations met in current applications.
CAUTION
In transmission mode, the receiving part of the circuit is
not disabled and the detection of the transmitted signal
is normally performed. In this mode, the gain chosen
before the beginning of the transmission is stored, and
the AGC is internally set to
6 dB as long as DATA
IN
is LOW. Then, the old gain setting is automatically
restored
.
After digital demodulation, the baseband data signal is
made available after pulse shaping.
The signal pin (RX
IN
) is a high-impedance input which has
to be protected and DC decoupled for the same reasons
as with pin TX
OUT
. The high sensitivity (82 dB
µ
V) of this
input requires an efficient 50 Hz rejection filter (realized by
the LC coupling network), which also acts as an
anti-aliasing filter for the internal digital processing;
see Fig.18.
Data format
T
RANSMISSION MODE
The data input (DATA
IN
) is active LOW: this means that a
burst is generated on the line (pin TX
OUT
) when DATA
IN
pin is LOW.
Pin TX
OUT
 is in a high-impedance state as long as the
device is not transmitting. Successive logic 1s are treated
in a Non-Return-to-Zero (NRZ) mode, see pulse shapes in
Figs 8 and 9.
R
ECEPTION MODE
The data output (pin DATA
OUT
) is active LOW; this means
that the data output is LOW when a burst is received.
Pin DATA
OUT
 remains LOW as long as a burst is received.
Power-down mode
Power-down input (pin PD) is active HIGH; this means that
the power consumption is minimum when pin PD is HIGH.
Now, all functions are disabled, except clock generation.
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
HANDLING
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is
desirable to take normal precautions appropriate to handling MOS devices.
SYMBOL
PARAMETER
MIN.
MAX.
UNIT
V
DD
supply voltage
4.5
5.5
V
f
osc
oscillator frequency
12
MHz
T
stg
storage temperature
50
+150
°
C
T
amb
ambient temperature
10
+80
°
C
T
j
junction temperature
125
°
C