Fujitsu CM71-00101-5E User Manual

Page of 314
236
CHAPTER 7  DETAILED EXECUTION INSTRUCTIONS
Example:
COPSV #15, #4, CR2, R4
16-bit data is transferred through the bus to the coprocessor indicated by channel number 15. Next,
the data output by the coprocessor is loaded into the CPU through the data bus. Note that no
"coprocessor error" trap will be generated even if the coprocessor designated by the value "u4" has
generated an error in a previous operation.
Assuming that the coprocessor indicated by channel 15 is a single-precision 
floating-decimal calculation unit, the coprocessor command "CC" set as shown in Table 7.119-1
will have the following effect on coprocessor operation.
Table 7.119-1  Conditions for Coprocessor Command "CC" (COPSV)
CC
Calculation
00
Addition CRi + CRj 
→ CRi
01
Subtraction CRi – CRj 
→ CRi
02
Multiplication CRi × CRj 
→ CRi
03
Division CRi ÷ CRj 
→ CRi
Other
No calculation
MSB
LSB
0
0
0
0
0
1
0
0
0
0
1
0
0
1
0
0
R4
4 0 0 0
0 0 0 0
R4
4 0 0 0
4 0 0 0
0 0 0 0
CR2
CR2
0 0 0 0
(CPU register)
(Coprocessor register)
(CPU register)
(Coprocessor register)
x x x x
x x x x
Before execution
After execution