Mitsubishi Electronics FX3G User Manual

Page of 964
439
FX
3S
/FX
3G
/FX
3GC
/FX
3U
/FX
3UC
 Series
Programming Manual - Basic & Applied Instruction Edition
15 External FX I/O Device – FNC 70 to FNC 79
15.6 FNC 75 – ARWS / Arrow Switch
11
FN
C30
-FN
C3
9
R
ota
tion and 
Shi
ft
12
FN
C40-FN
C49
D
ata O
perati
on
13
FNC
50-FNC
59
High-Speed
 
Proc
essing
14
FM
C60-FN
C69
H
andy 
In
struction
15
FN
C70-FN
C79
E
xternal
 F
X
 I/O
 
De
vice
16
FNC
80-FNC
89
External
 FX 
Dev
ice
17
FNC1
00-
FNC10
9
Dat
Transfer 2
18
FNC1
10-
FNC139
Fl
oati
ng Poi
nt
19
FNC14
0-F
N
C
149
Da
ta
 
Operation 2
20
FNC1
50-
FNC159
Pos
itioning 
Control
15.6
FNC 75 – ARWS / Arrow Switch
Outline
This instruction inputs data through arrow switches used for shifting the digit and incrementing/decrementing the
numeric value in each digit.
1. Instruction format
2. Set data
3. Applicable devices
S: "D .b" cannot be indexed with index registers (V and Z).
Explanation of function and operation
Four arrow switches are connected to the inputs 
 to 
+3, a seven-segment display unit having the BCD
decoder is connected to the outputs 
 to 
+7, and a numeric value is input to 
.
1. 16-bit operation (ARWS)
 actually stores a 16-bit binary value ranging from 0 to 9999, but the value is expressed in the BCD format in the
explanation below for convenience.
When the command input is set to ON, the ARWS instruction executes the following operation.
Operand Type
Description
Data Type
Head bit device number to be input
Bit
Word device number storing data converted into BCD
16-bit binary
Head bit device (Y) number connected to seven-segment display unit
Bit
n
Number of digits of seven-segment display unit [setting range: K0 to K3]
16-bit binary
Oper-
and 
Type
Bit Devices
Word Devices
Others
System User
Digit Specification
System User
Special 
Unit
Index
Con-
stant
Real 
Number
Charac-
ter String
Pointer
X Y M T C S D .b KnX KnY KnM KnS T C D R U \G
V Z Modify K H
E
" "
P
S
n
FNC 75
ARWS
ARWS
16-bit Instruction
9 steps
Mnemonic
Operation Condition
Continuous
Operation
32-bit Instruction
Mnemonic
Operation Condition
  S
  
D
1
  
D
2
  S
  
D
1
  
D
2
   
S
   
S
  
D
2
  
D
2
  
D
1
  
D
1
Command
input
FNC 75
ARWS
n
D
1
 
D
2