Intel Xeon Wolfdale E3210 P4X-UPE3210-316-6M1333 Data Sheet

282

Datasheet

The signal description includes the type of buffer used for the particular signal.

PCI 

Express*

PCI Express interface signals. These signals are compatible with PCI Express 2.0 
Signaling Environment AC Specifications and are AC coupled. The buffers are not 
3.3 V tolerant. Differential voltage spec = (|D+ – D-|) * 2 = 1.2Vmax. Single-ended 
maximum = 1.25 V. Single-ended minimum = 0 V.

DMI

Direct Media Interface signals. These signals are compatible with PCI Express 1.0 
Signaling Environment AC Specifications, but are DC coupled. The buffers are not 
3.3 V tolerant. Differential voltage spec = (|D+ – D-|) * 2 = 1.2 Vmax. Single-
ended maximum = 1.25 V. Single-ended minimum = 0 V.

GTL+

Open Drain GTL+ interface signal. Refer to the GTL+ I/O Specification for complete 
details.

HCSL

Host Clock Signal Level buffers. Current mode differential pair. Differential typical 
swing = (|D+ – D-|) * 2 = 1.4 V. Single ended input tolerant from -0.35 V to 1.2 V. 
Typical crossing voltage 0.35 V.

SSTL-1.8

Stub Series Termination Logic. These are 1.8 V output capable buffers. 1.8 V 
tolerant.

CMOS

CMOS buffers

Analog

Analog reference or output. May be used as a threshold voltage or for buffer 
compensation.