Intel MFS5520VI User Manual

Page of 56
Intel® Compute Module MFS5520VI TPS  
Functional Architecture 
Revision 1.3 
 
Intel order number: E64311-005 
Error 
Severity  
System Action 
Processor microcode 
missing 
Minor 
The BIOS detects the error condition and responds as follows: 
ƒ
  Logs the error. 
ƒ
  Does not disable the processor. 
ƒ
  Displays “8180: Processor 0x microcode update not found” 
message in the Error Manager or on the screen. 
ƒ
  The system continues to boot in a degraded state, regardless of 
the setting of POST Error Pause in the Setup. 
 
3.1.3 
Turbo Mode  
The Turbo Mode feature allows processors to program thresholds for power/current which can 
increase platform performance by 10%.  
If the processor supports this feature, the BIOS setup provides an option to enable or disable 
this feature. The default is disabled. 
3.1.4 
Hyper-Threading 
Most Intel
®
 Xeon
®
 processors support Intel
®
 Hyper-Threading Technology. The BIOS detects 
processors that support this feature and enables the feature during POST. 
If the processor supports this feature, the BIOS Setup provides an option to enable or disable 
this feature. The default is enabled. 
3.1.5 
Intel
®
 QuickPath Interconnect 
Intel
®
 QPI is a cache-coherent, link-based interconnect specification for processor, chipset, and 
I/O bridge components. Intel
®
 QPI provides support for high-performance I/O transfer between 
I/O nodes. It allows connection to standard I/O buses such as PCI Express*, PCI-X, PCI 
(including peer-to-peer communication support), AGP, and so on, through appropriate bridges. 
Each Intel
®
 QPI link consists of 20 pairs of uni-directional differential lanes for the transmitter 
and receiver, plus a differential forwarded clock. A full-width Intel
®
 QPI link pair consists of 84 
signals (20 differential pairs in each direction plus a forwarded differential clock in each 
direction). Each Intel
®
 Xeon
®
 Processor 5500 series and Intel
®
 Xeon
®
 Processor 5600 series 
processors support two Intel
®
 QPI links, one going to the other processor and the other to the 
Intel
®
 5520 IOH. 
In the current implementation, Intel
®
 QPI ports are capable of operating at transfer rates of up to 
6.4 GT/s. Intel
®
 QPI ports operate at multiple lane widths (full - 20 lanes, half - 10 lanes, quarter 
- 5 lanes) independently in each direction between a pair of devices communicating through 
Intel
®
 QPI. The Compute Module supports full width communication only.