Atmel Evaluation Kit AT91SAM9G25-EK AT91SAM9G25-EK Data Sheet

Product codes
AT91SAM9G25-EK
Page of 1102
29
SAM9G25 [DATASHEET]
11032C–ATARM–25-Jan-13
 
6.3.3
DDR2SDR Controller
z
Supports 4-bank and 8-bank DDR2, LPDDR, SDR and LPSDR
z
Numerous Configurations Supported
z
2K, 4K, 8K, 16K Row Address Memory Parts
z
SDRAM with 8 Internal Banks
z
SDR-SDRAM with 32-bit Data Path
z
DDR2/LPDDR with 16-bit Data Path
z
One Chip Select for SDRAM Device (256 Mbyte Address Space)
z
Programming Facilities
z
Multibank Ping-pong Access (Up to 8 Banks Opened at Same Time = Reduces Average Latency of 
Transactions)
z
Timing Parameters Specified by Software
z
Automatic Refresh Operation, Refresh Rate is Programmable
z
Automatic Update of DS, TCR and PASR Parameters (LPSDR)
z
Energy-saving Capabilities
z
Self-refresh, Power-down and Deep Power Modes Supported
z
SDRAM Power-up Initialization by Software
z
CAS Latency of 2, 3 Supported
z
Auto Precharge Command Not Used
z
SDR-SDRAM with 16-bit Datapath and Eight Columns Not Supported
z
Clock Frequency Change in Precharge Power-down Mode Not Supported