Atmel Evaluation Kit AT91SAM9X25-EK AT91SAM9X25-EK Data Sheet

335

SAM9X25 [DATASHEET]

11054E–ATARM–10-Mar-2014

The following configuration has to be performed:



Assign the EBI CS1 to the SDRAM controller by setting the bit EBI_CS1A bit in the EBI Chip Select Assignment 
Register (CCFG_EBICSA) in the Bus Matrix.



Initialize the SDRAM Controller depending on the SDRAM device and system bus frequency.

The Data Bus Width is to be programmed to 16 bits.

The SDRAM initialization sequence is described in the section “SDRAM Device Initialization” in “SDRAM Controller 
(SDRAMC)”.

In this case VDDNF can be different from VDDIOM. NAND Flash device can be 3.3V or 1.8V and wired on D16–D31 data 
bus. NFD0_ON_D16 is to be set to 1.