Atmel Evaluation Kit AT91SAM9X25-EK AT91SAM9X25-EK Data Sheet

394

SAM9X25 [DATASHEET]

11054E–ATARM–10-Mar-2014

The write protocol is similar to the read protocol. It is depicted in 

. The write cycle starts with the address 

setting on the memory address bus. 

The NWE signal is characterized by a setup timing, a pulse width and a hold timing.

1.

NWE_SETUP: the NWE setup time is defined as the setup of address and data before the NWE falling edge;

2.

NWE_PULSE: The NWE pulse length is the time between NWE falling edge and NWE rising edge;

3.

NWE_HOLD: The NWE hold time is defined as the hold time of address and data after the NWE rising edge.

The NWE waveforms apply to all byte-write lines in Byte Write access mode: NWR0 to NWR3.

The NCS signal waveforms in write operation are not the same that those applied in read operations, but are separately 
defined:

1.

NCS_WR_SETUP: the NCS setup time is defined as the setup time of address before the NCS falling edge. 

2.

NCS_WR_PULSE: the NCS pulse length is the time between NCS falling edge and NCS rising edge;

3.

NCS_WR_HOLD: the NCS hold time is defined as the hold time of address after the NCS rising edge.

Data Sampling

t

PACC

MCK

D[31:0]

A[25:2]

NBS0,NBS1,
NBS2,NBS3,
A0, A1

NCS

NRD