Atmel Evaluation Kit AT91SAM9X25-EK AT91SAM9X25-EK Data Sheet

790

SAM9X25 [DATASHEET]

11054E–ATARM–10-Mar-2014



Programmable Baud Rate Generator



5-bit to 9-bit Full-duplex Synchronous or Asynchronous Serial Communications



1, 1.5 or 2 Stop Bits in Asynchronous Mode or 1 or 2 Stop Bits in Synchronous Mode



Parity Generation and Error Detection



Framing Error Detection, Overrun Error Detection



MSB-first or LSB-first



Optional Break Generation and Detection



By-8 or by-16 Over-sampling Receiver Frequency



Optional Hardware Handshaking RTS-CTS



Receiver Time-out and Transmitter Timeguard



Optional Multidrop Mode with Address Generation and Detection



RS485 with Driver Control Signal



ISO7816, T = 0 or T = 1 Protocols for Interfacing with Smart Cards



NACK Handling, Error Counter with Repetition and Iteration Limit



IrDA Modulation and Demodulation



Communication at up to 115.2 Kbps



SPI Mode



Master or Slave



Serial Clock Programmable Phase and Polarity



SPI Serial Clock (SCK) Frequency up to Internal Clock Frequency MCK/6



LIN Mode



Compliant with LIN 1.3 and LIN 2.0 specifications



Master or Slave



Processing of frames with up to 256 data bytes



Response Data length can be configurable or defined automatically by the Identifier



Self synchronization in Slave node configuration



Automatic processing and verification of the “Synch Break” and the “Synch Field”



The “Synch Break” is detected even if it is partially superimposed with a data byte



Automatic Identifier parity calculation/sending and verification



Parity sending and verification can be disabled



Automatic Checksum calculation/sending and verification



Checksum sending and verification can be disabled



Support both “Classic” and “Enhanced” checksum types



Full LIN error checking and reporting



Frame Slot Mode: the Master allocates slots to the scheduled frames automatically.



Generation of the Wakeup signal



Test Modes



Remote Loopback, Local Loopback, Automatic Echo



Supports Connection of:



Two DMA Controller Channels (DMAC)



Offers Buffer Transfer without Processor Intervention