Atmel Evaluation Kit AT91SAM9G25-EK AT91SAM9G25-EK Data Sheet

Product codes
AT91SAM9G25-EK
Page of 1165
29
SAM9G25 [DATASHEET]
11032D–ATARM–10-Mar-2014
Slow Clock mode supported
6.3.3
DDR2SDR Controller
Supports 4-bank and 8-bank DDR2, LPDDR, SDR and LPSDR
Numerous Configurations Supported
2K, 4K, 8K, 16K Row Address Memory Parts
SDRAM with 8 Internal Banks
SDR-SDRAM with 32-bit Data Path
DDR2/LPDDR with 16-bit Data Path
One Chip Select for SDRAM Device (256 Mbyte Address Space)
Programming Facilities
Multibank Ping-pong Access (Up to 8 Banks Opened at Same Time = Reduces Average Latency of 
Transactions)
Timing Parameters Specified by Software
Automatic Refresh Operation, Refresh Rate is Programmable
Automatic Update of DS, TCR and PASR Parameters (LPSDR)
Energy-saving Capabilities
Self-refresh, Power-down and Deep Power Modes Supported
SDRAM Power-up Initialization by Software
CAS Latency of 2, 3 Supported
Auto Precharge Command Not Used
SDR-SDRAM with 16-bit Datapath and Eight Columns Not Supported
Clock Frequency Change in Precharge Power-down Mode Not Supported