Manualsbrain.com
  1. Manuals
  2. Brands
  3. Intel
  4. E3815
  5. Data Sheet

Intel E3815 FH8065301567411 Data Sheet

Product codes
FH8065301567411
Download
Page of 5308
Intel
®
 Atom™ Processor E3800 Product Family
366
Datasheet
13.6.18
PWRGT_INTREN—Offset 62h
Power Gate Interrupt enable;This register indicates the interrupt enables for the power 
islands for the various blocks that the P unit controls. The software driver sets this bit 
to trigger an interrupt when the particular subsystem is brought back to D0. There is 
one bit for each of the subsystem . At reset/powerup, all IE comes up as 0, indicating 
interrupts are not enabled. (Encoding is as follows: subsys 0 RENder, 1 media, 3 -
Display, no control hook for DPIO)
Access Method
Default: 00000000h
21:20
0h
RW
PWRGATESTATUS_RX0: 
Power gate status for RX. Status0x03 indicates powered off 
state, 0x00 indicates powered on state.
19:18
0h
RW
PWRGATESTATUS_TX3: 
Power gate status for TX. Status0x03 indicates powered off 
state, 0x00 indicates powered on state.
17:16
0h
RW
PWRGATESTATUS_TX2: 
Power gate status for TX. Status0x03 indicates powered off 
state, 0x00 indicates powered on state.
15:14
0h
RW
PWRGATESTATUS_TX1: 
Power gate status for TX. Status0x03 indicates powered off 
state, 0x00 indicates powered on state.
13:12
0h
RW
PWRGATESTATUS_TX0: 
Power gate status for TX Status0x03 indicates powered off 
state, 0x00 indicates powered on state.
11:10
0h
RW
PWRGATESTATUS_CMNLN: 
Power gate status for common lane. Status0x03 indicates 
powered off state, 0x00 indicates powered on state. P unit will write this field to register 
field to reflect the status for power up or power down for the DPIO common lane
9:8
0h
RW
PWRGATESTATUS_RESERVED1: 
Reserved
7:6
0h
RW
PWRGATESTATUS_DISPLAY_CTL: 
Power gate status for display, Status0x03 
indicates powered off state, 0x00 indicates powered on state. P unit will write this field 
to register field to reflect the status for power up or power down for the Display 
controller .Driver is expected to poll for the power up status before accessing the IP.
5:4
0h
RW
PWRGATESTATUS_RESERVED0: 
Reserved
3:2
0h
RW
PWRGATESTATUS_MEDIA: 
Power gate status for media Status0x03 indicates 
powered off state, 0x00 indicates powered on state. P unit will write this field to register 
field to reflect the status for power up or power down for the Media IP. The request for 
power up or power down for media are hardware triggered.
1:0
0h
RW
PWRGATESTATUS_RENDER: 
Power gate status for RENder - Status0x03 indicates 
powered off state, 0x00 indicates powered on state. P unit will write this field to register 
field to reflect the status for power up or power down for the Render engine. The 
request for power up or power down for Render are hardware triggered.
Bit 
Range
Default & 
Access
Field Name (ID): Description
Type: 
Message Bus Register
(Size: 32 bits)
Offset: 
Op Codes:
h - Read, h - Write