Cisco Cisco ASR 1000 Series 40Gbps SPA Interface Processor Hoja De Datos
All contents are Copyright © 1992–2006 Cisco Systems, Inc. All rights reserved. This document is Cisco Public Information.
Page 1 of 6
Data Sheet
Cisco SPA Interface Processor for the 1-Gbps Wideband Shared Port
Adapter for the Cisco uBR10012 Universal Broadband Router
The Cisco
®
SPA Interface Processor for the 1-Gbps wideband shared port adapter (SPA), supported in the Cisco
uBR10012 Universal Broadband Router, enables cable operators to offer high-speed broadband connectivity at scale
and to enable new IP services. This product facilitates supporting the SPA in the Cisco uBR10012 I/O chassis slots.
Figure 1. Cisco SPA Interface Processor with Two SPA Line Cards Installed
PRODUCT OVERVIEW
The distributed and scalable architecture of the Cisco uBR10012 Universal Broadband Router can be expanded using the Cisco SPA
Interface Processor for the 1-Gbps wideband SPA to meet the most challenging large-scale IP service needs of cable operators. More
specifically, the Cisco SPA Interface Processor provides the following functions for the Cisco uBR10012 cable modem termination system
(CMTS): (See Figure 1.)
●
Supports up to two Cisco 1-Gbps wideband SPAs
●
Utilizes two I/O chassis slots
●
Supports online insertion and removal (OIR)
PRIMARY FEATURES AND BENEFITS
Table 1 describes product features and benefits.
Table 1.
Product Features and Benefits
Feature
Benefit
Enables the Cisco uBR10012 to use half-height SPA
line cards
line cards
The carrier for the Cisco uBR10012 can hold up to two half-height SPA line cards
Enables the Cisco uBR10012 to provide modularity for
flexible deployment options
flexible deployment options
Modularity options for the Cisco uBR10012 provide customers with increased configuration options as
well as density and price-point improvements
well as density and price-point improvements
Enables half-height line card OIR
Half-height SPA cards support OIR, such that a single half-height card can be removed from the carrier
without interrupting system availability
without interrupting system availability