Atmel ARM-Based Evaluation Kit for SAM4S16C, 32-Bit ARM® Cortex® Microcontroller ATSAM4S-WPIR-RD ATSAM4S-WPIR-RD Hoja De Datos

Los códigos de productos
ATSAM4S-WPIR-RD
Descargar
Página de 1231
SAM4S Series [DATASHEET]
Atmel-11100G-ATARM-SAM4S-Datasheet_27-May-14
704
Figure 34-10. Master Read with Multiple Data Bytes 
RXRDY is used as Receive Ready for the PDC receive channel.
34.8.6 Internal Address
The TWI interface can perform various transfer formats: Transfers with 7-bit slave address devices and 10-bit 
slave address devices.
34.8.6.1 7-bit Slave Addressing
When Addressing 7-bit slave devices, the internal address bytes are used to perform random address (read or 
write) accesses to reach one or more data bytes, within a memory page location in a serial memory, for example. 
When performing read operations with an internal address, the TWI performs a write operation to set the internal 
address into the slave device, and then switch to Master Receiver mode. Note that the second start condition (after 
sending the IADR) is sometimes called “repeated start” (Sr) in I
2
C fully-compatible devices. Se
. See 
 an
 for Master Write operation with internal address.
The three internal address bytes are configurable through the Master Mode register (TWI_MMR).
If the slave device supports only a 7-bit address, i.e., no internal address, IADRSZ must be set to 0.
 shows the abbreviations used in 
 and 
NA
A
S
DADR
R
DATA n
A
A
DATA (n+1)
A
DATA (n+m)
DATA (n+m)-1
P
TWD
TXCOMP
Write START Bit
RXRDY
Write STOP Bit
after next-to-last data read
Read RHR
DATA n
Read RHR
DATA (n+1)
Read RHR
DATA (n+m)-1
Read RHR
DATA (n+m)
Table 34-6.
Abbreviations
Abbreviation
Definition
S
Start
Sr
Repeated Start
P
Stop
W
Write
R
Read
A
Acknowledge
NA
Not Acknowledge
DADR
Device Address
IADR
Internal Address