Mitsubishi Electronics QD64D2 ユーザーズマニュアル
3
SPECIFICATIONS
3.1 Performance Specifications
3
- 1
1
O
V
ER
VI
E
W
2
S
YST
EM
CONF
IGURA
T
ION
3
S
P
E
C
IF
ICA
T
IONS
4
P
R
O
C
EDURES
AND
S
E
T
T
INGS
B
E
F
O
RE
OP
E
R
A
T
ION
5
F
UNCT
IONS
6
UT
IL
IT
Y
P
A
CK
A
G
E
(
G
X
C
onfi
gurato
r-C
T
)
7
P
R
OGRA
M
MING
8
TR
O
U
BL
ESHO
O
T
IN
G
CHAPTER3 SPECIFICATIONS
This chapter describes the performance specifications of the QD64D2, I/O signals to the
programmable controller CPU, specifications of the buffer memory.
For general specifications of the QD64D2, refer to the User's Manual for the CPU module.
programmable controller CPU, specifications of the buffer memory.
For general specifications of the QD64D2, refer to the User's Manual for the CPU module.
3.1
Performance Specifications
The following table shows the performance specifications of the QD64D2.
* 1 Note that counting a pulse whose phase difference between phase A and phase B is small may
result in a count error.
For the relation of phase difference between phase A and phase B, refer to Section 3.3.1.
For the relation of phase difference between phase A and phase B, refer to Section 3.3.1.
* 2 The maximum counting speed is determined in the pulse input mode.
Counting speed cannot be changed.
Table 3.1 Performance specifications of the QD64D2
Item
Specifications
Number of channels
2 channels
Count
input
signal
input
signal
Phase
1-phase input, 2-phase input
Signal level ( A, B)
EIA Standard RS-422-A Differential line driver level
(AM26LS31 (manufactured by Texas Instruments Incorporated) or equivalent)
Counter
Counting speed (max.)
*1 *2
4 multiples of 2 phases : 4Mpps
2 multiples of 1 phase, 2 multiples of 2 phases: 2Mpps
1 multiple of 1 phase, 1 multiple of 2 phases, CW/CCW: 1Mpps
Counting range
32-bit signed binary (-2147483648 to 2147483647)
Type
Addition method, subtraction method
linear counter format, ring counter format
preset counter function, latch counter function
Minimum count pulse
width
(Duty ratio 50 %)
width
(Duty ratio 50 %)
(Minimum phase difference for 2-phase input: 0.25 s)
For details, refer to Section 3.1.1
Coincide
nce
detection
nce
detection
Comparison range
32-bit signed binary
Comparison result
Setting value < Count value
Setting value = Count value
Setting value > Count value
Setting value = Count value
Setting value > Count value
Interrupt
With coincidence detection interrupt function
External
input
input
Preset
24VDC 2 to 5mA
Count value latch
External
output
output
Coincidence output
Transistor (sinking type) output: 2 points/channel
12/24VDC 0.5 A/point 2 A/common
Derating
Applied (refer to Section 3.1.2 )
Number of occupied I/O points
32 points (I/O assignment: Intelligent 32 points)
5VDC internal current consumption
0.53 A
Weight
0.16 kg
1
0.5
0.5
0.25
(Unit: s)