Справочник Пользователя для Mitsubishi Electronics Mitsubishi Digital Electronics Video Gaming Accessories FX3G

Скачать
Страница из 936
347
FX
3G
/FX
3U
/FX
3UC
 Series Programmable Controllers
Programming Manual - Basic & Applied Instruction Edition
13 High Speed Processing – FNC 50 to FNC 59
13.4 FNC 53 – HSCS / High Speed Counter Set
11
FN
C
30
-FN
C
39
R
otati
on and 
Shi
ft
12
FNC4
0-F
NC4
9
D
ata O
per
ati
on
13
FN
C
50-FN
C
59
H
igh S
pe
ed 
P
rocessing
14
FM
C
60-FN
C
69
H
andy 
In
st
ru
ct
ion
15
FNC7
0-F
NC7
9
Ex
ter
nal FX
 I/O
 
D
evice
16
FN
C
80-FN
C
89
Ext
ernal
 FX 
De
vic
e
17
FN
C
100-
FN
C
10
9
Da
ta
 
Transf
er 2
18
FN
C
110-
FN
C
139
Floati
ng Poi
nt
19
FN
C
14
0-F
N
C
149
Da
ta
 
O
per
at
ion 2
20
FN
C
150-
FN
C
159
Posit
ioning 
C
ont
ro
l
13.4
FNC 53 – HSCS / High Speed Counter Set
Outline
This instruction compares a value counted by a high speed counter with a specified value, and immediately sets an
external output (Y) if the two values are equivalent each other.
→ For the counter interrupt using HSCS instruction, refer to Section 36.6.
1. Instruction format
2. Set data
3. Applicable devices
S1: "D….b" is available only in FX
3U
 and FX
3UC
 PLCs. However, index modifiers (V and Z) are not available.
S2: This function is supported only in FX
3U
/FX
3UC
 PLCs.
S3: When using the counter interrupt function in FX
3U
/FX
3UC
 PLCs, specify an interrupt pointer.
→ For counter interrupt using HSCS instruction, refer to Section 36.6.
Explanation of function and operation
1. 32-bit operation (DHSCS)
When the current value of a high speed counter (C235 to C255) specified in 
 becomes the comparison value
[
+1, 
] (for example, when the current value changes from "199" to "200" or from "201" to "200" if the
comparison value is K200), the bit device 
 is set to ON without regard to the operation cycle.  This instruction is
executed after the counting processing in the high speed counter.
Operand Type
Description
Data Type
Data to be compared with the current data value of a high-speed counter or word device
number.
32-bit binary
Device number of a high speed counter [C235 to C255]
32-bit binary
Bit device number to be set to ON when the compared two values are equivalent to each
other
Bit
Oper-
and 
Type
Bit Devices
Word Devices
Others
System User
Digit Specification
System User
Special 
Unit
Index
Constant
Real 
Number
Charac-
ter String
Pointer
X
Y
M T C S D….b KnX KnY KnM KnS T C D R U…\G… V Z Modify
K
H
E
"…"
P
3
3
3
3
3 3 3 3
S2
3
3
3
3
3
3
3
3
3
S1
3
S
3
Mnemonic
Operation Condition
32-bit Instruction
13 steps DHSCS
Continuous
Operation
16-bit Instruction
Mnemonic
Operation Condition
FNC 53
HSCS
D
  
S
1
  
S
2
  D
  
S
1
  
S
2
  D
  
S
2
  
S
1
  
S
1
   
D
K2,147,483,647
FNC 53
DHSCS
=
Set to ON.
Comparison
value
Comparison
source
Output
destination
S
1
 ‚
S
2
 ‚
D ‚
S
1
 ‚
S
2
 ‚
D ‚
S
2
 ‚
Command
input