Renesas R5S72625 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 21 IEBus
TM
Controller
R01UH0134EJ0400 Rev. 4.00
Page 1117 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
21.3.14
IEBus Lock Address Register 2 (IELA2)
IELA2 specifies the upper four bits of a locked address when a unit is locked.
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R
R
Bit:
Initial value:
R/W:
-
-
-
-
ILAU4
Bit Bit
Name
Initial
Value
Value
R/W Description
7 to 4
All
0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
always be 0.
3 to 0
ILAU4
0000
R
Upper Four Bits of IEBus Locked Address
Stores the upper four bits of the master unit address
when a unit is locked. These bits are valid only when
the LCK bit in IEFLG is set
when a unit is locked. These bits are valid only when
the LCK bit in IEFLG is set