Renesas 16-bit single-chip microcomputer Benutzerhandbuch
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Rev.1.02 Jul 01, 2005 page 222 of 314
REJ09B0126-0102
REJ09B0126-0102
M16C/6N Group (M16C/6NL, M16C/6NN)
18. CAN Module
Under development
This document is under development and its contents are subject to change.
18.16 CAN Interrupt
The CAN module provides the following CAN interrupts.
• CAN0 Successful Reception Interrupt
• CAN0 Successful Transmission Interrupt
• CAN0 Error Interrupt: Error Passive State
Error BusOff State
Bus Error (this feature can be disabled separately)
• CAN0 Wake-up Interrupt
When the CPU detects the CAN0 successful reception/transmission interrupt request, the MBOX bit in the
C0STR register must be read to determine which slot has generated the interrupt request.