Texas Instruments TMS320C64x DSP Benutzerhandbuch

Seite von 306
Index
Index-10
 
SPRU629
video port FIFO
video port interrupt enable register (VPIE)
video port interrupt status register (VPIS)
video port peripheral control register (PCR)
video port peripheral identification register
(VPPID)
video port pin data clear register (PDCLR)
video port pin data input register (PDIN)
video port pin data output register (PDOUT)
video port pin data set register (PDSET)
video port pin direction register (PDIR)
video port pin function register (PFUNC)
video port pin interrupt clear register (PICLR)
video port pin interrupt enable register (PIEN)
video port pin interrupt polarity register
(PIPOL)
video port pin interrupt status register
(PISTAT)
video port pin mapping
video port status register (VPSTAT)
VIE bit
VIF1 bit
in VCxVINT
in VDVINT
VIF2 bit
in VCxVINT
in VDVINT
VINT1 bits
in VCxVINT
in VDVINT
VINT2 bits
in VCxVINT
in VDVINT
VINTA1 bit
in VPIE
in VPIS
VINTA2 bit
in VPIE
in VPIS
VINTB1 bit
in VPIE
in VPIS
VINTB2 bit
in VPIE
in VPIS
VPCTL
VPHLT bit
VPIE
VPIS
VPPID
VPRST bit
VPSTAT
VRLD bits
VRST bit
in VCACTL
in VCBCTL
VSYNCXSTART1 bits
VSYNCXSTART2 bits
VSYNCXSTOP1 bits
VSYNCXSTOP2 bits
VSYNCYSTART1 bits
VSYNCYSTART2 bits
VSYNCYSTOP1 bits
VSYNCYSTOP2 bits
VXS bit
Y
Y FIFO destination register A (YDSTA)
Y FIFO destination register B (YDSTB)
Y FIFO source register (YSRCx)
Y/C mode
blanking codes
capture channels
capture selection
capturing video
displaying video
field and frame operation
FIFO overrun
FIFO packing
FIFO unpacking
image display
image window and capture
timing reference codes
YDEFVAL bits
YDSTA
YDSTB
YSRCx