Texas Instruments TMS320TCI648x Benutzerhandbuch
www.ti.com
5.30 Error, Reset, and Special Event Interrupt Condition Routing Registers
SRIO Registers
(ERR_RST_EVNT_ICRR, ERR_RST_EVNT_ICRR2, and ERR_RST_EVNT_ICRR3)
The ICRRs shown in
route port interrupt requests from ERR_RST_EVNT_ICSR to interrupt
destinations. For example, if ICS8 = 1 in ERR_RST_EVNT_ICSR and ICR8 = 0001b in
ERR_RST_EVNT_ICRR2, port 0 has generated an error interrupt request, and that request is routed to
interrupt destination 1.
ERR_RST_EVNT_ICRR2, port 0 has generated an error interrupt request, and that request is routed to
interrupt destination 1.
gives a general description for an ICRx field in any of the three registers.
For additional programming see
Figure 91. Error, Reset, and Special Event Interrupt Condition Routing Registers
Error, Reset, and Special Event ICRR (ERR_RST_EVNT_ICRR) (Address Offset 02F0h)
31
Reserved
R-0
12 11
8 7
4 3
0
Reserved
ICR2
ICR1
ICR0
R-0
R/W-0000
R/W-0000
R/W-0000
Error, Reset, & Special Event ICRR 2 (ERR_RST_EVNT_ICRR2) (Address Offset 02F4h)
31
16
Reserved
R-0
15
12 11
8 7
4 3
0
ICR11
ICR10
ICR9
ICR8
R/W-0000
R/W-0000
R/W-0000
R/W-0000
Error, Reset, and Special Event ICRR 3 (ERR_RST_EVNT_ICRR3) (Address Offset 02F8h)
31
Reserved
R-0
4 3
0
Reserved
ICR16
R-0
R/W-0000
LEGEND: R/W = Read/Write; R = Read only; -n = Value after reset
Table 82. Error, Reset, and Special Event Interrupt Condition Routing Register Field Descriptions
Field
Value
Description
ICRx
Interrupt condition routing. Routes the associated port interrupt request to one of eight
(x = 0 to 2, 8 to 11, and 16)
interrupt destinations (INTDST0–INTDST7).
0000b
INTDST0
0001b
INTDST1
0010b
INTDST2
0011b
INTDST3
0100b
INTDST4
0101b
INTDST5
0110b
INTDST6
0111b
INTDST7
1xxxb
Reserved
SPRUE13A – September 2006
Serial RapidIO (SRIO)
149