Renesas R5S72621 Benutzerhandbuch
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 9 Bus State Controller
R01UH0134EJ0400 Rev. 4.00
Page 297 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
A16
A0
CS
OE
I/O7
CS
OE
I/O7
I/O0
WE
WE
••••
••••
••••
••••
A17
A1
CSn
RD
D15
D8
WE1
D7
D0
WE0
This LSI
128K
× 8-bit
SRAM
••••
A16
A0
CS
OE
I/O7
CS
OE
I/O7
I/O0
WE
WE
••••
••••
••••
••••
••••
••••
••••
••••
Figure 9.6 Example of 16-Bit Data-Width SRAM Connection
This LSI
128K
× 8-bit
SRAM
A16
A0
CS
OE
I/O7
OE
I/O7
I/O0
WE
. . .
A16
A0
CSn
RD
D7
D0
WE0
. . .
. . .
. . .
Figure 9.7 Example of 8-Bit Data-Width SRAM Connection