Bryston B100 Техническое Руководство
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
E
E
D
D
C
C
B
B
A
A
LTD
P.O. BOX 2170, 677 NEAL DR. PETERBORO UGH, ONTA RI O CANADA K9J 7Y4
PHONE (705) 742-5325 FAX (705) 742-0882 WWW.BRYSTON.CA
Date :
Size :
B
2/18/2005
File :
B100 DAC Board R2.SCH
Sheet :
0
of
0
Rev :
Drawn :
D.M.
Title :
+5VD
8n2
C17
470n
C16
1K78
R4
47K
R8E
47K
R6
+5VD
+5VD
+5VA
+5VA
100n
C18
1K
R18
Audio
RST1
FILT
AUDIO
0 - LPCM
1 - Other
0 - LPCM
1 - Other
PRO/C
0 - Consumer
1 - Pro
0 - Consumer
1 - Pro
RERR
0 - Lock
1 - Problem
0 - Lock
1 - Problem
EMPH
0 - 50/15 us pre-emphasis
1 - otherwise
0 - 50/15 us pre-emphasis
1 - otherwise
MCLK
EMPH
ERR
RST2
100R
R12
100R
R11
100R
R10
+5VD
100n
C24
+
100u/16V
C23
100n
C26
+
100u/16V
C25
100n
C28
+
22u/25V
C27
+5. 5VA
100n
C30
+
22u/25V
C29
100n
C22
AOL-
AOL+
AOL+
AOR+
AOR-
AOR-
MCLK
10K
R21
100n
C50
+5VD
Audio
ERR
100R
R20
1K
R22
499R
R25
1K
R27
1K
R24
49R9
R28
+24VL
-24VL
560p
C31
1K
R23
499R
R26
150p
C35
150p
C34
470p
C33
560p
C32
MUTEC
AOL-
AOL+
1K
R29
499R
R32
1K
R34
1K
R31
49R9
R35
+24VR
-24VR
560p
C36
1K
R30
499R
R33
150p
C40
150p
C39
470p
C38
560p
C37
AOR-
AOR+
NC
1
GND
4
OUT
5
Vdd
8
24.576 MHz
IC6
+5VD
MCLK
100n
C11
301R
R3
+24VR
IN_R+
IN_R-
-24VR
OUT_R
DOA-68_R
DOA-68_R.SCH
+24VL
IN_L+
IN_L-
-24VL
OUT_L
DOA-68_L
DOA-68_L.SCH
Vin
3
Vout
1
GND
2
MC78L05
IC1
100n
C2
+
100uF/16V
C1
+12FD
100n
C15
100n
C7
+5. 5VA
+5. 5VA
100n
C5
BEAD
L1
BEAD
L2
MUTEO
+12V
47K
R19
100n
C6
100n
C4
100n
C3
IN
1
OUT
3
GND
2
MC7805CT
IC2
100n
C43
+
100u/35V
C41
100n
C44
+
100u/35V
C42
+24VL
-24VL
100n
C20
OP-AMP BYPASS
COPY
1
DFC0
2
U/EMPH
3
RXP
4
RXN
5
VA+
6
AGND
7
FILT
8
/RST
9
RMCK
10
RERR
11
TCBLD
12
PRO/C
13
MUTE
14
TCBL
15
OSCLK
16
OLRCK
17
SDOUT
18
V/AUDIO
19
S/AES
20
OMCK
21
DGND
22
VD+
23
H/S
24
TXN
25
TXP
26
DFC1
27
ORIG
28
CS8420
IC7
D
D
Vin
3
Vout
1
GND
2
MC78L05
IC3
BEAD
L3
1N914
D1
A
IN
2
RSET
1
GND
3
MC34064
IC4
IN
2
RSET
1
GND
3
MC34064
IC5
10K
R1
10K
R2
+5VD
+5VD
RST1
RST2
D
D
D
1
2
3
4
5
6
7
8
9
10
11
12
TSW-106-08-G-D-RA
J1
1 2
3 4
5 6
7 8
910
1112
3 4
5 6
7 8
910
1112
TSW-106-08-G-D-RA
J2
OPT2
SDATA
SCLCK
CS_DAC
+12V
DGND
TOSL1
TOSL2
D
+
22uF/25V
C14
+
22uF/25V
C19
+
22uF/25V
C21
D
D
D
A
A
A
A
SC982-04
T1
1N914
D2
1N914
D3
D
2N7000
Q1
Q1
47K
R7A
47K
R7B
47K
R7C
47K
R7D
47K
R5B
47K
R5A
47K
R5G
47K
R7E
47K
R7F
47K
R7G
47K
R5C
47K
R5D
47K
R5E
47K
R5F
/RST
1
M4
2
M3
3
M2
4
M0
5
DGND
6
VD
7
VD
8
DGND
9
MCLK
10
SCLK
11
LRCK
12
SDATA
13
M1
14
/MUTE
15
C/H
16
/MUTEC
17
AGND
18
AOUTR-
19
AOUTR+
20
AGND
21
VA
22
AOUTL+
23
AOUTL-
24
CMOUT
25
FILT-
26
FILT+
27
VREF
28
CS43122
IC8
TN5325
Q2
D
MUTEO
A
100n
C47
+
100u/35V
C45
100n
C48
+
100u/35V
C46
+24VR
-24VR
A
A
A
A
A
A
A
A
A
SPDIF1+
SPDIF1-
SPDIF2-
SPDIF2+
10n
C12
10n
C13
D
TOSL1
TOSL2
+24VL
-24VL
-24VL
-24VR
+24VR
SPDIF1+
SPDIF1-
OUT_L
AGNDL
OUT_R
AGNDR
AGNDR
SPDIF2+
SPDIF2-
SPDIF2-
Vss
1
SCK
2
SDI
3
STR
4
Out1
5
Out2
6
Out3
7
Out4
8
Out5
9
Out6
10
Out7
11
Out8
12
Vbb
13
OE
14
Vdd
15
SDO
16
MIC5891
IC9
D
SCLCK
SDATA
CS_DAC
SDATA
CS_DAC
+5VD
DGND
+12FD
+12FD
RLY1
RLY2
RLY3
RLY4
RLY1
RLY2
RLY3
RLY4
DGND
DGND
DGND
Pin J2-6 doubles as OPT2
detection during boot-up, and
ERR detection during normal
operation.
DAC YES/NO : "0"/"1"
AUDIO YES/NO : "1"/"0"
detection during boot-up, and
ERR detection during normal
operation.
DAC YES/NO : "0"/"1"
AUDIO YES/NO : "1"/"0"
OUT_L
OUT_R
100n
C8
47K
R8G
47K
R8B
47K
R8C
47K
R8F
1K
R14
220R
R9
RST_SRC
RST_SRC
4K99
R15
+
3
2
4
6
7
5
1
8
8
RE-G6J-2P
RL2
+
3
2
4
6
7
5
1
8
8
RE-G6J-2P
RL1
+
3
2
4
6
7
5
1
8
8
RE-G6J-2P
RL3
+
3
2
4
6
7
5
1
8
RE-G6J-2P
RL4
RXE-030
F1
+12FD
PN200
Q3
RST_DAC
1K
R17
220R
R16
4K99
R36
PN200
Q4
D
RST_DAC
47K
R8D
OPT2
AGNDL
AGNDL
AGNDR
AGNDR
J3
J4
J5
DGND
AGND
AGNDL
AGNDR