Texas Instruments TLV320ADC3101 Evaluation Module (EVM) and USB motherboard TLV320ADC3101EVM-K TLV320ADC3101EVM-K Datenbogen

Produktcode
TLV320ADC3101EVM-K
Seite von 46
A
0
(+
)
2
A
1
(+
)
4
A
2
(+
)
6
A
3
(+
)
8
A
4
1
0
A
5
1
2
A
6
1
4
A
7
1
6
R
E
F
-
1
8
R
E
F
+
2
0
A
0
(-
)
1
A
1
(-
)
3
A
2
(-
)
5
A
3
(-
)
7
A
G
N
D
9
A
G
N
D
1
1
A
G
N
D
1
3
V
C
O
M
1
5
A
G
N
D
1
7
A
G
N
D
1
9
J
1
D
A
U
G
H
T
E
R
-A
N
A
L
O
G
-V
A
2
-5
V
A
4
A
G
N
D
6
V
D
1
8
+5
V
D
1
0
+
V
A
1
+
5
V
A
3
D
G
N
D
5
+
1
.8
V
D
7
+
3
.3
V
D
9
J
3
D
A
U
G
H
T
E
R
-P
O
W
E
R
G
P
IO
0
2
D
G
N
D
4
G
P
IO
1
6
G
P
IO
2
8
D
G
N
D
1
0
G
P
IO
3
1
2
G
P
IO
4
1
4
S
C
L
1
6
D
G
N
D
1
8
S
D
A
2
0
C
N
T
L
1
C
LK
X
3
C
LK
R
5
F
S
X
7
F
S
R
9
D
X
1
1
D
R
1
3
IN
T
1
5
T
O
U
T
1
7
G
P
IO
5
1
9
J
4
D
A
U
G
H
T
E
R
-S
E
R
IA
L
M
C
L
K
D
O
U
T
W
C
L
K
B
C
LK
/R
E
S
E
T
S
D
A
SCL
J
1
A
(T
O
P
)
=
S
A
M
T
E
C
-
P
/N
:
T
S
M
-1
1
0
-0
1
-L
-D
V
-P
J
1
B
(B
O
T
T
O
M
)=S
A
M
T
E
C
-P
/N
:S
S
W
-1
1
0
-2
2
-F
-D
-V
J
5
A
(T
O
P
)
=
S
A
M
T
E
C
-
P
/N
:
T
S
M
-1
1
0
-0
1
-L
-D
V
-P
J
5
B
(B
O
T
T
O
M
)=S
A
M
T
E
C
-P
/N
:S
S
W
-1
1
0
-2
2
-F
-D
-V
J
4
A
(T
O
P
)
=
S
A
M
T
E
C
-
P
/N
:
T
S
M
-1
1
0
-0
1
-L
-D
V
-P
J
4
B
(B
O
T
T
O
M
)=S
A
M
T
E
C
-P
/N
:S
S
W
-1
1
0
-2
2
-F
-D
-V
J
3
A
(T
O
P
)
=
S
A
M
T
E
C
-
P
/N
:
T
S
M
-1
0
5
-0
1
-L
-D
V
-P
J
3
B
(B
O
T
T
O
M
)=S
A
M
T
E
C
-P
/N
:S
S
W
-1
0
5
-2
2
-F
-D
-V
+
5
V
A
A
0
(+
)
2
A
1
(+
)
4
A
2
(+
)
6
A
3
(+
)
8
A
4
1
0
A
5
1
2
A
6
1
4
A
7
1
6
R
E
F
-
1
8
R
E
F
+
2
0
A
0
(-
)
1
A
1
(-
)
3
A
2
(-
)
5
A
3
(-
)
7
A
G
N
D
9
A
G
N
D
1
1
A
G
N
D
1
3
V
C
O
M
1
5
A
G
N
D
1
7
A
G
N
D
1
9
J
2
D
A
U
G
H
T
E
R
-A
N
A
L
O
G
J
2
A
(T
O
P
)
=
S
A
M
T
E
C
-
P
/N
:
T
S
M
-1
1
0
-0
1
-L
-D
V
-P
J
2
B
(B
O
T
T
O
M
)=S
A
M
T
E
C
-P
/N
:S
S
W
-1
1
0
-2
2
-F
-D
-V
S
-
A
G
N
D
D
G
N
D
+
3
.3
V
D
+1.8V
D
D
O
U
T
M
C
L
K
S
C
L
S
D
A
G
P
IO
0
2
D
G
N
D
4
G
P
IO
1
6
G
P
IO
2
8
D
G
N
D
1
0
G
P
IO
3
1
2
G
P
IO
4
1
4
S
C
L
1
6
D
G
N
D
1
8
S
D
A
2
0
C
N
T
L
1
C
LK
X
3
C
LK
R
5
F
S
X
7
F
S
R
9
D
X
1
1
D
R
1
3
IN
T
1
5
T
O
U
T
1
7
G
P
IO
5
1
9
J
5
D
A
U
G
H
T
E
R
-S
E
R
IA
L
1
2
W
1
0
T
P
3
2
A
G
N
D
T
P
3
1
D
G
N
D
V
IN
3
V
O
U
T
2
GN
D
1
U
3
R
E
G
1
1
1
7
-3
.3
C
1
9
1
0
u
F
C
2
1
0
.1
u
F
C
2
0
1
0
u
F
+
3
.3
V
A
IO
V
D
D
1
2
3
W
8
IO
V
D
D
V
C
C
8
V
S
S
4
SD
A
5
SC
L
6
A0
1
A1
2
A2
3
WP
7
U
2
2
4
L
C
6
4
I/
S
N
C
2
2
0
.1
u
F
R
7
2
.7
K
1
2
W
1
1
+
3
.3
V
D
B
C
L
K
W
C
L
K
T
P
2
5
+
5
V
A
T
P
2
9
+
1
.8
V
D
T
P
2
7
IO
V
D
D
T
P
2
8
+
3
.3
V
D
G
P
IO
1
1
2
W
9
R
9
0
T
P
2
6
+
3
.3
V
A
G
P
IO
0
T
P
3
3
A
G
N
D
T
P
3
0
D
G
N
D
R1
0
0
R
8
0
S002
Appendix B
Figure 19. Schematic (Sheet 2 of 2)
31
SLAU267A – December 2008 – Revised October 2012
TLV320ADC3101EVM Schematic
Copyright © 2008–2012, Texas Instruments Incorporated