Texas Instruments TMS320C6472 Evaluation Module TMDSEVM6472LE TMDSEVM6472LE Datenbogen
Produktcode
TMDSEVM6472LE
PRODUCTPREVIEW
CLKIN3
2
3
4
4
5
1
SPRS612G
–
JUNE 2009
–
REVISED JULY 2011
7.10.4 PLL3 Controller Input and Output Clock Electrical Data/Timing
Table 7-48. Timing Requirements for CLKIN3 Devices
(see
500/625/700
PLL MODE
NO.
UNIT
x20
MIN
MAX
1
t
c(CLKIN3)
Cycle time, CLKIN3
37.5
50
ns
2
t
w(CLKIN3H)
Pulse duration, CLKIN3 high
0.4 * t
c(CLKIN3)
ns
3
t
w(CLKIN3L)
Pulse duration, CLKIN3 low
0.4 * t
c(CLKIN3)
ns
4
t
t(CLKIN3)
Transition time, CLKIN3
1.2
ns
5
t
J(CLKIN3)
Period jitter (peak-to-peak), CLKIN3
100
ps
Figure 7-37. CLKIN3 Timing
Copyright
©
2009
–
2011, Texas Instruments Incorporated
C64x+ Peripheral Information and Electrical Specifications
175
Product Folder Link(s) :