Texas Instruments THS7373EVM Evaluation Module THS7373EVM THS7373EVM Datenbogen
Produktcode
THS7373EVM
SBOS506A – DECEMBER 2009 – REVISED AUGUST 2012
ELECTRICAL CHARACTERISTICS: V
S+
= +3.3 V (continued)
At T
A
= +25°C, R
L
= 150
Ω
to GND, Filter mode, and dc-coupled input/output, unless otherwise noted.
THS7373
TEST
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
LEVEL
(1)
AC PERFORMANCE (HD CHANNELS) (continued)
f = 30 MHz, Filter mode
1.4
Ω
C
Output impedance
f = 30 MHz, Bypass mode
1
Ω
C
Disabled
1.8 || 3
k
Ω
|| pF
C
Return loss
f = 30 MHz, Filter mode
41
dB
C
f = 1 MHz, HD to CVBS channel
–78
dB
C
Crosstalk
f = 1 MHz, CVBS to HD channels
–85
dB
C
f = 1 MHz, HD to HD channels
–78
dB
C
DC PERFORMANCE
V
IN
= 0 V, CVBS channel
200
300
400
mV
A
Biased output voltage
V
IN
= 0 V, HD channels
200
300
400
mV
A
Input voltage range
DC input, limited by output
–0.1/1.46
V
C
V
IN
= –0.1 V, CVBS channel
140
200
μ
A
A
Sync-tip clamp charge current
V
IN
= –0.1 V, HD channels
280
400
μ
A
A
Input impedance
800 || 2
k
Ω
|| pF
C
OUTPUT CHARACTERISTICS
R
L
= 150
Ω
to +1.65 V
3.15
V
C
R
L
= 150
Ω
to GND
2.85
3.1
V
A
High output voltage swing
R
L
= 75
Ω
to +1.65 V
3.1
V
C
R
L
= 75
Ω
to GND
3
V
C
R
L
= 150
Ω
to +1.65 V (V
IN
= –0.2 V)
0.04
V
C
R
L
= 150
Ω
to GND (V
IN
= –0.2 V)
0.03
0.1
V
A
Low output voltage swing
R
L
= 75
Ω
to +1.65 V (V
IN
= –0.2 V)
0.1
V
C
R
L
= 75
Ω
to GND (V
IN
= –0.2 V)
0.05
V
C
Output current (sourcing)
R
L
= 10
Ω
to +1.65 V
80
mA
C
Output current (sinking)
R
L
= 10
Ω
to +1.65 V
70
mA
C
POWER SUPPLY
Operating voltage
2.6
3.3
5.5
V
B
V
IN
= 0 V, all channels on
13.4
16.2
21
mA
A
Total quiescent current, no load
V
IN
= 0 V, all channels off, V
DISABLE
= 3 V
0.1
10
μ
A
A
Power-supply rejection ratio
At dc
52
dB
C
(PSRR)
LOGIC CHARACTERISTICS
(3)
V
IH
Disabled or Bypass mode
2
1.8
V
A
V
IL
Enabled or Filter mode
0.7
0.65
V
A
I
IH
Applied voltage = 3.3 V
0.2
μ
A
C
I
IL
Applied voltage = 0 V
0.2
μ
A
C
Disable time
150
ns
C
Enable time
150
ns
C
Bypass/filter switch time
15
ns
C
(3)
The logic input pins should not be left floating. They must be connected to logic low (or GND) or logic high (or V
S+
).
4
Copyright © 2009–2012, Texas Instruments Incorporated