Texas Instruments DS90UR916Q Evaluation Module SERDESUR-916ROS/NOPB SERDESUR-916ROS/NOPB Datenbogen
Produktcode
SERDESUR-916ROS/NOPB
PDB
2.0V
LOCK
OP_LOW
SET
(Strap pin)
RGB[7:0],
HS, VS, DE
OP_ LOW
RELEASE/SET
(Register)
TRI-
STATE
PCLK
User
controlled
controlled
TRI-
STATE
ACTIVE
ACTIVE
User
controlled
controlled
PDB
2.0V
LOCK
OP_ LOW
SET
(Strap pin)
RGB[7:0],
HS, VS, DE
OP_ LOW
RELEASE/SET
(Register)
TRI-
STATE
PCLK
User
controlled
controlled
User
controlled
controlled
TRI-
STATE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
SNOSB46E – MARCH 2011 – REVISED APRIL 2013
Figure 23. OP_LOW Auto Set
Figure 24. OP_LOW Manual Set/Reset
Pixel Clock Edge Select (RFB)
The RFB pin determines the edge that the data is strobed on. If RFB is High, output data is strobed on the Rising
edge of the PCLK. If RFB is Low, data is strobed on the Falling edge of the PCLK. This allows for inter-
operability with downstream devices. The Des output does not need to use the same edge as the Ser input. This
feature may be controlled by the external pin or by register.
edge of the PCLK. If RFB is Low, data is strobed on the Falling edge of the PCLK. This allows for inter-
operability with downstream devices. The Des output does not need to use the same edge as the Ser input. This
feature may be controlled by the external pin or by register.
26
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: