Texas Instruments IC MCU 16B MSP430F235TPM LQFP-64 TID MSP430F235TPM Datenbogen
Produktcode
MSP430F235TPM
P5SEL.x
P5DIR.x
P5IN.x
Module X IN
Module X OUT
P5OUT.x
P5REN.x
P5.0/UCB1STE/UCA1CLK
P5.1/UCB1SIMO/UCB1SDA
P5.2/UCB1SOMI/UCB1SCL
P5.3/UCB1CLK/UCA1STE
Direction
0: Input
1: Output
D
EN
DVSS
DVCC
Pad Logic
1
1
0
1
0
1
0
Module Direction
MSP430F23x
MSP430F24x(1)
MSP430F2410
MSP430F24x(1)
MSP430F2410
SLAS547I – JUNE 2007 – REVISED DECEMBER 2012
Port P5 Pin Schematic: P5.0 to P5.3, Input/Output With Schmitt Trigger
Table 25. Port P5.0 to P5.3 Pin Functions
CONTROL BITS /
SIGNALS
(1)
PIN NAME (P5.x)
x
FUNCTION
P5DIR.x
P5SEL.x
0
P5.0 (I/O)
I: 0; O: 1
0
P5.0/UCB1STE
(2)
/UCA1CLK
(2)
UCB1STE
(2)
/UCA1CLK
(2) (3) (4)
X
1
1
P5.1 (I/O)
I: 0; O: 1
0
P5.1/UCB1SIMO
(2)
/UCB1SDA
(2)
UCB1SIMO
(2)
/UCB1SDA
(2) (3) (5)
X
1
2
P5.2 (I/O)
I: 0; O: 1
0
P5.2/UCB1SOMI
(2)
/UCB1SCL
(2)
UCB1SOMI
(2)
/UCB1SCL
(2) (3) (5)
X
1
3
P5.3 (I/O)
I: 0; O: 1
0
P5.3/UCB1CLK
(2)
/UCA1STE
(2)
UCB1CLK
(2)
/UCA1STE
(2) (3)
X
1
(1)
X = Don't care
(2)
MSP430F24x and MSP430F24x1 devices only
(3)
The pin direction is controlled by the USCI module.
(4)
UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI A/B0 is forced to
3-wire SPI mode if 4-wire SPI mode is selected.
3-wire SPI mode if 4-wire SPI mode is selected.
(5)
If I
2
C functionality is selected, the output drives only the logical 0 to V
SS
level.
74
Copyright © 2007–2012, Texas Instruments Incorporated