Texas Instruments AFE4490 Evaluation Module AFE4490SPO2EVM AFE4490SPO2EVM Benutzerhandbuch

Produktcode
AFE4490SPO2EVM
Seite von 63
0 Ω
R27
0 Ω
R24
IN_N
IN_P
0.01 F
µ
C12
TP13
TP14
DET_N
DET_P
1.00 kΩ
R28
VCM_SHIELD
TP8
VBG
TX_N
TX_P
TP17
TX_LED_N
TX_LED_P
TP30
AFE_PDNZ
AFE_PDNZ
TP22
AFE_RESETZ
ADC_RDY
STE
SIMO
SOMI
SCLK
PD_ALM
LED_ALM
DIAG_END
TP6
TP20
0.1 F
µ
C10
XIN_MSP
LED_DRV_SUP
RX_DIG_SUP
RX_DIG_SUP
TX_CTRL_SUP
BAV99W-7-F
75 V
1
3
2
D1
BAV99W-7-F
75 V
1
3
2
D2
RX_ANA_SUP
VCM_AFE
2.2 F
µ
C41
2.2 µF
C42
0.1 µF
C16
TP25
BAV99W-7-F
75 V
1
3
2
D3
BAV99W-7-F
75 V
1
3
2
D4
LED_DRV_SUP
1 F
µ
C15
0.1 µF
C9
RX_ANA_SUP
AFE_CLKOUT
TP7
TP12
R32
130 Ω
R36
130 Ω
R40
130 Ω
R22
130
Ω
R20
130
Ω
NellCor DS-100A PulseOx Connectors
0 Ω
Jumper
R44
0 Ω
Jumper
R48
R41
130 Ω
DB9-F
1
2
3
4
5
6
7
8
9
11
10
J2
DB9-F-TP
INM
1
INP
2
RX_ANA_GND
3
VCM
4
DNC
5
DNC
6
BG
7
VSS
8
RSVD
9
DNC
10
T
X
_C
TR
L_SU
P
1
1
LED_
DR
V
_
G
N
D
12
LED_
DR
V
_
G
N
D
13
T
X
M
14
T
X
P
15
LED_
DR
V
_
G
N
D
16
LED_
DR
V
_
S
U
P
17
LED_
DR
V
_
S
U
P
18
RX_D
IG_G
ND
19
AFE_P
D
NZ
20
DIAG_END
21
LED_ALM
22
PD_ALM
23
SPI_CLK
24
SPI_SOMI
25
SPI_SIMO
26
SPI_STE
27
ADC_RDY
28
RESETZ
29
CLK_OUT
30
RX_D
IG_S
U
P
31
R
X
_DI
G
_
G
N
D
32
RX_A
N
A_S
UP
33
RX_O
UT
N
34
RX_
O
U
TP
35
R
X
_ANA_
G
N
D
36
XO
UT
37
XIN
38
RX_A
N
A_S
UP
39
R
X
_ANA_
G
N
D
40
EP
41
AFE4400
U1
0 Ω
DNI
R15
0
Ω
R16
0
Ω
R17
TP11
R23
10 Ω
AFE44x0
18 pF
C7
18 pF
C6
1
2
8 MHz
Y1
TP23
10 kΩ
R98
The following signals need to be considered as two sets of
differential pairs and routed as adjacent signals within each pair.
1. TXM and TXP
2. INM and INP
INM and INP must be guarded with VCM_SHIELD signal.
Run the VCM_SHIELD signal to the DB9 connector and back to
the device.
PCB Layouts and Schematics
12.2 AFE44x0SPO2EVM Schematics
through
show the EVM schematics (landscaped for readability).
Figure 69. AFE44x0SPO2EVM: AFE44x0 Schematic (1 of 4)
55
SLAU480C – January 2013 – Revised May 2014
AFE4400 and AFE4490 Development Guide
Copyright © 2013–2014, Texas Instruments Incorporated