Freescale Semiconductor MC9S12G128 Evaluation Board TWR-S12G128-KIT TWR-S12G128-KIT Datenbogen

Produktcode
TWR-S12G128-KIT
Seite von 1292
Port Integration Module (S12GPIMV1)
MC9S12G Family Reference Manual,
Rev.1.23
208
Freescale Semiconductor
2.4.3.6
Port D Data Register (PORTD)
Table 2-26. PORTC Register Field Descriptions
Field
Description
7-0
PC
Port C general-purpose input/output data—Data Register
The associated pin can be used as general-purpose I/O. In general-purpose output mode the port data register bit
value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port data register bit, otherwise the
buffered pin input state is read.
 Address 0x0005 (
)
Access: User read/write
1
1
Read: Anytime. The data source is depending on the data direction value.
Write: Anytime
7
6
5
4
3
2
1
0
 R
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
 W
Reset
0
0
0
0
0
0
0
0
 Address 0x0005 (
,
)
Access: User read only
7
6
5
4
3
2
1
0
 
R
0
0
0
0
0
0
0
0
 W
Reset
0
0
0
0
0
0
0
0
Figure 2-7. Port D Data Register (PORTD)
Table 2-27. PORTD Register Field Descriptions
Field
Description
7-0
PD
Port D general-purpose input/output data—Data Register
The associated pin can be used as general-purpose I/O. In general-purpose output mode the port data register bit
value is driven to the pin.
If the associated data direction bit is set to 1, a read returns the value of the port data register bit, otherwise the
buffered pin input state is read.