Freescale Semiconductor MC9S12G128 Evaluation Board TWR-S12G128-KIT TWR-S12G128-KIT Datenbogen

Produktcode
TWR-S12G128-KIT
Seite von 1292
Port Integration Module (S12GPIMV1)
MC9S12G Family Reference Manual,
Rev.1.23
244
Freescale Semiconductor
2.4.3.58
Port AD Pull Enable Register (PER1AD)
2.4.3.59
Port AD Polarity Select Register (PPS0AD)
 Address 0x0279
Access: User read/write
1
1
Read: Anytime
Write: Anytime
7
6
5
4
3
2
1
0
R
PER1AD7
PER1AD6
PER1AD5
PER1AD4
PER1AD3
PER1AD2
PER1AD1
PER1AD0
W
Reset
0
0
0
0
0
0
0
0
Figure 2-57. Port AD Pullup Enable Register (PER1AD)
Table 2-84. PER1AD Register Field Descriptions
Field
Description
7-0
PER1AD
Port AD pull enable—Enable pull device on input pin
This bit controls whether a pull device on the associated port input pin is active. If a pin is used as output this bit has
no effect. The polarity is selected by the related polarity select register bit.
1 Pull device enabled
0 Pull device disabled
 Address 0x027A (
)
Access: User read/write
1
1
Read: Anytime
Write: Anytime
7
6
5
4
3
2
1
0
 R
PPS0AD7
PPS0AD6
PPS0AD5
PPS0AD4
PPS0AD3
PPS0AD2
PPS0AD1
PPS0AD0
 W
Reset
0
0
0
0
0
0
0
0
 Address 0x027A (
Access: User read/write
7
6
5
4
3
2
1
0
 
R
0
0
0
0
PPS0AD3
PPS0AD2
PPS0AD1
PPS0AD0
 W
Reset
0
0
0
0
0
0
0
0
Figure 2-58. Port AD Polarity Select Register (PPS0AD)