Infineon Technologies KITXMC2GOXMC1100V1TOBO1 Datenbogen

Data Sheet

40

V1.4, 2014-05

 

3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to

the chip. A larger capacitor value has to be chosen if the power source sink a current.

4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz

and the clocks to peripheral as specified in register CGATSTAT0 are gated.

VDDP

}

5.0V

V

DDPPW

V

DDPBO

Subject to Agreement on the Use of Product Information