Panasonic MN101C77C User Manual

Page of 544
VI - 23
Chapter 6    8-bit Timers
8-bit Timer Pulse Output
6-5
8-bit Timer Pulse Output
6-5-1
Operation
The TMnIO pin can output a pulse signal with any cycle.
„
Operation of Timer Pulse Output (Timers 0, 1, 4 and 5)
The timers can output 2 x cycle signal, compared to the setting value in compare register (TMnOC).
Output pins are as follows ;
Timer 0
Timer 1
Timer 4
Timer 5
Pulse output pin
TM0IO output
( P10, P11 )
TM1IO output
( P76 )
TM4IO output
( P12, P13 )
TM5IO output
( P77 )
„
Count Timing of Timer Pulse Output (Timers 0, 1, 4 and 5)
N
00
01
N-1
N
Count
clock
TMnEN
flag
Compare
register
Binary
counter
Interrupt 
request flag
00
01
00
N-1
N
00
01
N-1
N
TMnIO
output
The TMnIO pin outputs 
2 x cycle, compared to
 the value in the compare register. If the binary
counter reaches the compare register, and the binary counter is cleared to x'00', TMnIO output is
inverted. The inversion of the timer output is changed at the rising edge of the count clock. This is
happened to form waveform inside to correct the output cycle.
Table 6-5-1    Timer Pulse Output Pins
Figure 6-5-1    Count Timing of Timer Pulse Output (Timers 0, 1, 4 and 5)