Renesas rl78 User Manual
RL78/G1A
CHAPTER 16 INTERRUPT FUNCTIONS
Table 16-1. Interrupt Source List (2/3)
Interrupt Source
Interrupt
Type
Defau
lt Prior
ity
No
te
te
1
Name Trigger
Internal/
External
Vector
Table
Address
B
a
si
c
Configurat
ion
Type
No
te
te
2
64-pin 48-pin 32-pin 25-pin
16 INTST1/
INTCSI10/
INTIIC10
INTIIC10
UART1 transmission transfer
end or buffer empty
interrupt/CSI10 transfer end or
buffer empty interrupt/IIC10
transfer end
end or buffer empty
interrupt/CSI10 transfer end or
buffer empty interrupt/IIC10
transfer end
0024H
√
√
Note 3
√
Note 3
√
Note 3
17 INTSR1/
INTCSI11/
INTIIC11
INTIIC11
UART1 reception transfer
end/CSI11 transfer end or
buffer empty interrupt/IIC11
transfer end
end/CSI11 transfer end or
buffer empty interrupt/IIC11
transfer end
0026H
√
√
√
√
INTSRE1 UART1
reception
communication error
occurrence
occurrence
√
√
√
√
18
INTTM03H End of timer channel 3 count or
capture (at higher 8-bit timer
operation)
operation)
0028H
√
√
√
√
19 INTIICA0
End of IICA0 communication
002AH
√
√
√
√
20 INTTM00
End of timer channel 0 count or
capture
capture
002CH
√
√
√
√
21 INTTM01
End of timer channel 1 count
or capture (at 16-bit/lower 8-bit
timer operation)
or capture (at 16-bit/lower 8-bit
timer operation)
002EH
√
√
√
√
22 INTTM02
End of timer channel 2 count
or capture
or capture
0030H
√
√
√
√
23 INTTM03
End of timer channel 3 count
or capture (at 16-bit/lower 8-bit
timer operation)
or capture (at 16-bit/lower 8-bit
timer operation)
0032H
√
√
√
√
24 INTAD
End of A/D conversion
0034H
√
√
√
√
25 INTRTC
Fixed-cycle
signal of real-time
clock/alarm match detection
0036H
√
√
√
√
26 INTIT
Interval
signal of 12-bit interval
timer detection
Internal
0038H
(A)
√
√
√
√
27 INTKR
Key
return
signal
detection External 003AH
(C)
√
√
√
(
√)
Note 4
Maskable
28 INTTM04
End of timer channel 4 count
or capture
or capture
Internal 0042H
(A)
√
√
√
√
Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur
simultaneously. Zero indicates the highest priority and 39 indicates the lowest priority.
2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 16-1.
3. INTST1 only.
4. When setting peripheral I/O redirection register (PIOR)
R01UH0305EJ0200 Rev.2.00
690
Jul 04, 2013