Intel SL2YM User Manual
Pentium
®
II Processor at 350 MHz, 400 MHz, and 450 MHz
36
Datasheet
3.0
System Bus Signal Simulations
Signals driven on the Pentium II processor system bus should meet signal quality specifications to
ensure that the components read data properly and to ensure that incoming signals do not affect the
long term reliability of the component. Specifications are provided for simulation at the processor
core; guidelines are provided for correlation to the processor edge fingers. These edge finger
guidelines are intended for use during testing and measurement of system signal integrity.
Violations of these guidelines are permitted, but if they occur, simulation of signal quality at the
processor core should be performed to ensure that no violations of signal quality specifications
occur. Meeting the specifications at the processor core in
ensure that the components read data properly and to ensure that incoming signals do not affect the
long term reliability of the component. Specifications are provided for simulation at the processor
core; guidelines are provided for correlation to the processor edge fingers. These edge finger
guidelines are intended for use during testing and measurement of system signal integrity.
Violations of these guidelines are permitted, but if they occur, simulation of signal quality at the
processor core should be performed to ensure that no violations of signal quality specifications
occur. Meeting the specifications at the processor core in
Table 21
,
Table 23
, and
Table 25
ensures
that signal quality effects will not adversely affect processor operation, but does not necessarily
guarantee that the guidelines in
guarantee that the guidelines in
Table 22
,
Table 24
, and
Table 26
will be met.
Figure 11. Test Timings (TAP Connection)
Figure 12. Test Reset Timings
TCK
TDI, TMS
Input
Signals
TDO
Output
Signals
PCB766a
1.25V
T
v
T
w
T
r
T
s
T
x
T
u
T
y
T
z
1.25V
T
r
T43 (All Non-Test Inputs Setup Time)
=
T
s
T44 (All Non-Test Inputs Hold Time)
=
T
u
T40 (TDO Float Delay)
=
T
v
T37 (TDI, TMS Setup Time)
=
T
w
T38 (TDI, TMS Hold Time)
=
T
x
T39 (TDO Valid Delay)
=
T
y
T41 (All Non-Test Outputs Valid Delay)
=
T
z
T42 (All Non-Test Outputs Float Delay)
=
TRST#
PCB-773
1.25V
T
q
T
q
T37 (TRST# Pulse Width)
=