Sony 2008H05-1 User Manual

Page of 66
SCD-XA5400ES
SCD-XA5400ES
19
19
6-3.  BLOCK  DIAGRAM  - MAIN Section -
• SIGNAL PATH
: SA-CD
BDTR
PBCK
PLRCK
PDT
PDT, BDTR, PBCK,
PLRCK, SBCK
27M
AC_DET
SBCK
X151
22.5792MHz
CLOCK GENERATOR
IC151
R-CH
RY252
RELAY DRIVE
Q252, 253
1
2
4
3
4
J252
R
RY202
RELAY DRIVE
Q202, 203
1
2
3
J202
L
PHONE LEVEL
ANALOG OUT
UNBALANCED
R
L
RY201
RV801
PHONES
J801
-1
-2
RELAY DRIVE
Q201, 204
RELAY
CONTROL
Q151, 293
J251
J201
R-ch is omitted due to same as L-ch.