Lucent Technologies MN102F85K User Manual
H Counter
H Counter Control Registers
Panasonic Semiconductor Development Company
MN102H75K/F75K/85K/F85K LSI User Manual
310
Panasonic
14.4 H Counter Control Registers
All registers in H Counter block cannot be written by byte (by word only). Read
by byte is possible.
HCCNT0: H Counter Control Register 0
x’007EB0’
SEDG0: Polarity select for count source signal (HI0)
0: Active low
1: Active high
SEDG0: Polarity select for reset signal
0: Active low
1: Active high
1: Active high
SELR20:00]: Reset signal select
000: 1024 µs
001: 2048 µs
001: 2048 µs
010: 4096 µs
011: 8192 µs
011: 8192 µs
100: VI0
101: VSYNC
101: VSYNC
All other settings default to 1024 µs.
HCCNT1: H Counter Control Register 1
x’007EB2’
SEDG1: Polarity select for count source signal (HI1)
0: Active low
1: Active high
1: Active high
SEDG1: Polarity select for reset signal
0: Active low
1: Active high
SELR[21:01]: Reset signal select
000: 1024 µs
001: 2048 µs
010: 4096 µs
010: 4096 µs
011: 8192 µs
100: VI0
100: VI0
101: VSYNC
All other settings default to 1024 µs.
Bit:
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
—
—
—
—
—
—
—
—
—
—
—
SED
G0
RED
G0
SELR
20
SELR
10
SELR
00
Reset:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W:
R
R
R
R
R
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
Bit:
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
—
—
—
—
—
—
—
—
—
—
—
SED
G1
RED
G1
SELR
21
SELR
11
SELR
01
Reset:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W:
R
R
R
R
R
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W