NEC uPD78056Y User Manual

Page of 603
160
CHAPTER 7   CLOCK GENERATOR
Subsystem 
Clock 
Oscillator
Main 
System
Clock 
Oscillator
X2
X1
XT2
XT1/P07
FRC
STOP
MCC FRC CLS CSS PCC2 PCC1
Internal Bus
Standby 
Control 
Circuit
To INTP0 
Sampling Clock
2
f
XX
2
2
f
XX
2
3
f
XX
2
4
f
XX
Prescaler
Clock to 
Peripheral
Hardware
Prescaler
Oscillation Mode
Selection Register
Watch Timer, 
Clock Output 
Function
f
XX
CPU Clock 
(f
CPU
)
Wait
Control 
Circuit
Scaler
Selector
f
X
f
XT
2
f
X
MCS
Processor Clock Control Register
2
f
XT
PCC0
3
Selector
1/2
Figure 7-1.  Block Diagram of Clock Generator