Soyo SY-7VCA2 User Manual
BIOS Setup Utility
SY-7VCA2
68
After you have completed the changes, press [Esc] and follow the
instructions on your screen to save your settings or exit without saving.
The following table describes each field in the Advanced Chipset Features
Menu and how to configure each parameter.
3-4.1 CHIPSET FEATURES SETUP
CHIPSET
FEATURES
FEATURES
Setting
Description
Note
SDRAM
8/10ns
8/10ns
Default
Bank 0/1, 2/3,
4/5 DRAM
Timing
4/5 DRAM
Timing
SDRAM
8ns
Normal
Medium
Fast
Turbo
8ns
Normal
Medium
Fast
Turbo
This item allows you to select the
value in this field, depending on
whether the board has paged
DRAMs or EDO (extended data
output) DRAMs.
value in this field, depending on
whether the board has paged
DRAMs or EDO (extended data
output) DRAMs.
Host Clock
Default
HCLK-33M
DRAM Clock
HCLK+33M
This item allows you to control the
DRAM speed.
DRAM speed.
SDRAM Cycle
Length
Length
2
3
3
When synchronous DRAM is
installed, the number of clock cycles
of CAS latency depends on the
DRAM timing. Do not reset this
field from the default value
specified by the system designer.
installed, the number of clock cycles
of CAS latency depends on the
DRAM timing. Do not reset this
field from the default value
specified by the system designer.
Default
4 Bank
Increase DRAM performance.
Default
Bank
Interleave
Interleave
Disabled
2 Bank
2 Bank
Disabled
Default
Memory Hole
Enabled
Some interface cards will map their
ROM address to this area. If this
occurs, select [Enabled] in this field.
ROM address to this area. If this
occurs, select [Enabled] in this field.
Disabled
P2C/C2P
Concurrency
Concurrency
Enabled
This item allows you to
enable/disable the PCI to CPU, CPU
to PCI concurrency
enable/disable the PCI to CPU, CPU
to PCI concurrency
Default