Renesas R5S72622 User Manual
Section 27 Video Display Controller 3
Page 1602 of 2108
R01UH0134EJ0400 Rev. 4.00
Sep
24,
2014
SH7262 Group, SH7264 Group
27.7.22
Graphics Image Start Position Registers (GROPDPHV1 and GROPDPHV2)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
-
-
-
-
-
-
GROPDPV[9:0]
-
-
-
-
-
GROPDPH[9:0]
Bit:
Initial value:
R/W:
Bit:
Initial value:
R/W:
Bit Bit
Name
Initial
Value R/W Description
Value R/W Description
31 to 26
All
0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
should always be 0.
25 to 16
GROPDPV
[9:0]
[9:0]
H'000
R/W
These bits specify the vertical display start position
of the graphics image area in number of lines.
of the graphics image area in number of lines.
15 to 10
All
0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
should always be 0.
9 to 0
GROPDPH
[9:0]
[9:0]
H'000
R/W
These bits specify the horizontal display start
position of the graphics image area in number of
pixels.
position of the graphics image area in number of
pixels.
Note: The display start address is offset as follows (see figure 27.19).
Vertical offset: (GROPDPV value) + 1 line
Horizontal offset: (GROPDPH value) + 16 pixels