Renesas R5S72621 User Manual

Page of 2152
 
Section 27   Video Display Controller 3 
R01UH0134EJ0400  Rev. 4.00  
 
Page 1603 of 2108 
Sep 24, 2014 
 
 
 
SH7262 Group, SH7264 Group 
27.7.23
 
 Control Area Size Registers (GROPEWH1 and GROPEWH2) 
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
-
-
-
-
-
-
GROPEH[9:0]
-
-
-
-
-
GROPEW[9:0]
Bit:
Initial value:
R/W:
Bit:
Initial value:
R/W:
 
 
Bit Bit 
Name 
Initial 
Value 
R/W Description 
31 to 26 
 All 
Reserved 
These bits are always read as 0. The write value 
should always be 0. 
25 to 16 
GROPEH 
[9:0] 
H'000 
R/W 
These bits specify the height of the 
 control area 
in number of lines. 
15 to 10 
 All 
Reserved 
These bits are always read as 0. The write value 
should always be 0. 
9 to 0 
GROPEW 
[9:0] 
H'000 
R/W 
These bits specify the width of the 
 control area in 
number of pixels. 
Note:  This register specifies the size of the 
 control area (rectangle). See figure 27.21.