Renesas R5S72646 User Manual
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 37 Electrical Characteristics
R01UH0134EJ0400 Rev. 4.00
Page 2027 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
37.4.11
Serial I/O with FIFO Timing
Table 37.15 Serial I/O with FIFO Timing
Item Symbol
Min.
Max.
Unit
Figure
SCK_SIO clock input/output cycle time t
SIcyc
80
ns Figures
37.56 to
37.58
37.58
SCK_SIO output high width
t
SWHO
0.4
t
SIcyc
Figures
37.56,
37.57
37.57
SCK_SIO output low width
t
SWLO
0.4
t
SIcyc
SIOFSYNC output delay time
t
FSD
5 20
SCK_SIO input high width
t
SWHI
0.4
t
SIcyc
Figure
37.58
SCK_SIO input low width
t
SWLI
0.4
t
SIcyc
SIOFSYNC input setup time
t
FSS
20
SIOFSYNC input hold time
t
FSH
20
TXD_SIO output delay time
t
STDD
5 20 Figures
37.56 to
37.58
37.58
RXD_SIO input setup time
t
SRDS
20
RXD_SIO input hold time
t
SRDH
20
SCK_SIO (output)
SIOFSYNC (output)
TXD_SIO
RXD_SIO
t
SIcyc
t
SWLO
t
SWHO
t
FSD
t
STDD
t
STDD
t
SRDS
t
SRDH
t
FSD
Figure 37.56 Transmission and Reception Timing
(Master Mode 1, Sampled at Falling Edge)