Aopen ak76f400n User Manual
84
A
A
K
K
7
7
6
6
F
F
-
-
4
4
0
0
0
0
N
N
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
R
R
I
I
M
M
M
M
(
(
R
R
a
a
m
m
b
b
u
u
s
s
I
I
n
n
l
l
i
i
n
n
e
e
M
M
e
e
m
m
o
o
r
r
y
y
M
M
o
o
d
d
u
u
l
l
e
e
)
)
184-pin memory module that supports
RDRAM
memory technology. A RIMM memory module may contain up to maximum of 16 RDRAM
devices.
S
S
D
D
R
R
A
A
M
M
(
(
S
S
y
y
n
n
c
c
h
h
r
r
o
o
n
n
o
o
u
u
s
s
D
D
R
R
A
A
M
M
)
)
SDRAM is one of the DRAM technologies that allow DRAM to use the same clock as the CPU host bus (EDO and FPM are asynchronous
and do not have clock signal). It is similar as PBSRAM to use burst mode transfer. SDRAM comes in 64-bit 168-pin DIMM and operates at
3.3V, and have been gradually replaced by DDR RAM.
S
S
A
A
T
T
A
A
(
(
S
S
e
e
r
r
i
i
a
a
l
l
A
A
T
T
A
A
)
)
The Serial ATA specification is designed to overcome speed limitations while enabling the storage interface to scale with the growing media
rate demands of PC platforms. Serial ATA is to replace parallel
ATA
with the compatibility with existing operating systems and drivers,
adding performance headroom for years to come. It is developed with data transfer rate of 150 Mbytes/second, and 300M/bs, 600M/bs to
come. It reduces voltage and pins count requirements and can be implemented with thin and easy to route cables.
S
S
M
M
B
B
u
u
s
s
(
(
S
S
y
y
s
s
t
t
e
e
m
m
M
M
a
a
n
n
a
a
g
g
e
e
m
m
e
e
n
n
t
t
B
B
u
u
s
s
)
)
SMBus is also called I
2
C bus. It is a two-wire bus developed for component communication (especially for semiconductor IC). For example,
set clock of clock generator for jumper-less motherboard. The data transfer rate of SMBus is only 100Kbit/s, it allows one host to
communicate with CPU and many masters and slaves to send/receive message.