NEC PD78076Y User Manual

Page of 627
284
CHAPTER 13   CLOCK OUTPUT CONTROL CIRCUIT
13.2  Clock Output Control Circuit Configuration
The clock output control circuit consists of the following hardware.
Table 13-1.  Clock Output Control Circuit Configuration
Item
Configuration
Timer clock select register 0 (TCL0)
Port mode register 3 (PM3)
Figure 13-2.  Clock Output Control Circuit Block Diagram
Control register
Internal Bus
f
XX
f
XX
/2
f
XX
/2
2
f
XX
/2
3
f
XX
/2
4
f
XX
/2
5
f
XX
/2
6
f
XX
/2
7
f
XT
CLOE TCL03 TCL02 TCL01 TCL00
P35
Output Latch
Synchronizing
Circuit
4
PM35
Selector
Timer Clock Select Register 0
Port Mode Register 3
PCL /P35