Intel III 450 MHz 80525PY450512 Data Sheet
Product codes
80525PY450512
40
Datasheet
Signal Quality Specifications
3.0
Signal Quality Specifications
Signals driven on the Pentium III processor system bus should meet signal quality specifications to
ensure that the components read data properly and to ensure that incoming signals do not affect the
long term reliability of the component. Specifications are provided for simulation and
measurement at the processor core; they should not be tested at the edge fingers.
ensure that the components read data properly and to ensure that incoming signals do not affect the
long term reliability of the component. Specifications are provided for simulation and
measurement at the processor core; they should not be tested at the edge fingers.
The AGTL+ and non-AGTL+ signal quality specifications listed in this section apply to Pentium III
processors with CPUID=068xh. It is recommended that these specifications be used with
Pentium III processors with CPUID=067xh, however any deviations from these guidelines must be
verified with the specifications listed in the Intel
processors with CPUID=068xh. It is recommended that these specifications be used with
Pentium III processors with CPUID=067xh, however any deviations from these guidelines must be
verified with the specifications listed in the Intel
®
Pentium
®
II Processor Developer's Manual
(Document Number 243502).
3.1
BCLK, PICCLK, and PWRGOOD Signal Quality
Specifications and Measurement Guidelines
Specifications and Measurement Guidelines
describes the signal quality specifications at the processor core for the Pentium III
processor system bus clock (BCLK), APIC clock (PICCLK), and PWRGOOD signals.
describes the signal quality waveform for the system bus clock at the processor core pins.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
2. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the BCLK signal can dip back to after passing the V
IH
(rising) or V
IL
(falling) voltage limits. This
specification is an absolute value.
3. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the PICCLK signal can dip back to after passing the V
IH
(rising) or V
IL
(falling) voltage limits. This
specification is an absolute value.
Table 19. BCLK, PICCLK, and PWRGOOD Signal Quality Specifications at the
Processor Core
V# Parameter
Min
Nom
Max
Unit
Figure
Notes
1
V1: V
IN
Absolute Voltage Range
–0.7
3.3
V
V2: Rising Edge Ringback
2.0
V
2
V3: Falling Edge Ringback
0.5
0.7
0.7
V
V
V
2
3
3
Figure 14. BCLK and PICCLK Generic Clock Waveform
V2
V1
V3
V3
T6/T26
T5/T25
T4/T24
V4
V5
T3/T23