Intel 430 LF80538NE0301M Data Sheet

Product codes
LF80538NE0301M
Page of 69
18
Intel
®
 Celeron
®
 M Processor Datasheet
Electrical Specifications
3.6
Signal Terminations and Unused Pins
All RSVD (RESERVED) pins must remain unconnected. Connection of these pins to V
CC
, V
SS
, or 
to any other signal (including each other) can result in component malfunction or incompatibility 
with future Intel Celeron M processors. See 
 for a pin listing of the processor and the 
location of all RSVD pins.
For reliable operation, always connect unused inputs or bidirectional signals to an appropriate 
signal level. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is 
provided on the processor silicon. Unused active high inputs should be connected through a resistor 
to ground (V
SS
). Unused outputs can be left unconnected. 
For details on signal terminations, please refer to the platform design guides. TAP signal 
termination requirements are also discussed in ITP700 Debug Port Design Guide.
The TEST1, TEST2, and TEST3 pins must be left unconnected but should have a stuffing option 
connection to V
SS
 separately via 1-k
Ω, pull-down resistors.
3.7
FSB Signal Groups
In order to simplify the following discussion, the FSB signals have been combined into groups by 
buffer type. AGTL+ input signals have differential input buffers, which use GTLREF as a reference 
level. In this document, the term "AGTL+ Input" refers to the AGTL+ input group as well as the 
AGTL+ I/O group when receiving. Similarly, "AGTL+ Output" refers to the AGTL+ output group 
as well as the AGTL+ I/O group when driving. 
With the implementation of a source synchronous data bus comes the need to specify two sets of 
timing parameters. One set is for common clock signals which are dependant upon the crossing of 
the rising edge of BCLK0 and the falling edge of BCLK1. The second set is for the source 
synchronous signals which are relative to their respective strobe lines (data and address) as well as 
the rising edge of BCLK0. Asychronous signals are still present (A20M#, IGNNE#, etc.) and can 
become active at any time during the clock cycle. 
 identifies which signals are common 
clock, source synchronous, and asynchronous.