AMD Athlon™ 64 X2 Dual-Core Processor 4200+ ADO4200DOBOX Data Sheet

Product codes
ADO4200DOBOX
Page of 3
3
AMD Athlon™ 64 X2 Dual Core Product Data Sheet
33425 Rev. 3.10 January 2007
Revision History
© 2005 – 2007 Advanced Micro Devices, Inc. All rights reserved.
The contents of this document are provided in connection with Advanced Micro Devices, Inc.
(“AMD”) products. AMD makes no representations or warranties with respect to the accuracy
or completeness of the contents of this publication and reserves the right to make changes to
specifications and product descriptions at any time without notice. The information contained
herein may be of a preliminary or advance nature and is subject to change without notice. No
license, whether express, implied, arising by estoppel or otherwise, to any intellectual property
rights is granted by this publication. Except as set forth in AMD’s Standard Terms and
Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or
implied warranty, relating to its products including, but not limited to, the implied warranty of
merchantability, fitness for a particular purpose, or infringement of any intellectual property
right.
AMD’s products are not designed, intended, authorized or warranted for use as components in
systems intended for surgical implant into the body, or in other applications intended to
support or sustain life, or in any other application in which the failure of AMD’s product could
create a situation where personal injury, death, or severe property or environmental damage
may occur. AMD reserves the right to discontinue or make changes to its products at any time
without notice.
Trademarks
AMD, the AMD Arrow logo, AMD Athlon and combinations thereof, and 3DNow! are trademarks of Advanced Micro Devices, Inc.
HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.
MMX is a trademark of Intel Corporation.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
Date
Revision
Description
January 2007
3.10
Fourth Public release.
Added support for the C1E low-power state in Rev. G or later processors.
September 2006
3.08
Third Public release.
Added RoHS compliance statement. Added asterisk note to SSE3.
June 2006
3.02
Public release.
• Added Socket AM2 Specific Features
• Created heading for 939-Pin Package Specific Features
• Placed Electrical Interfaces, Packaging, and Integrated Memory Controller 
bullets under the new 939-Pin Package Specific Features heading.
May 2005
3.00
Initial public release.