Microchip Technology MCP4725EV Data Sheet
MCP4725
DS22039D-page 30
© 2009 Microchip Technology Inc.
TABLE 7-1:
I
2
C SERIAL TIMING SPECIFICATIONS
Electrical Specifications: Unless otherwise specified, all limits are specified for T
A
= -40 to +85°C, V
DD
= +2.7V to +5.0V, V
SS
= 0V.
Parameters
Sym
Min
Typ
Max
Units
Conditions
Standard Mode
Clock frequency
Clock frequency
f
SCL
0
—
100
kHz
Clock high time
THIGH
4000
—
—
ns
Clock low time
TLOW
4700
—
—
ns
SDA and SCL rise time
TR
—
—
1000
ns
From V
IL
to V
IH
SDA and SCL fall time
TF
—
—
300
ns
From V
IH
to V
IL
START condition hold time
THD:STA
4000
—
—
ns
After this period, the first clock
pulse is generated.
pulse is generated.
(Repeated) START condition
setup time
setup time
TSU:STA
4700
—
—
ns
Data hold time
THD:DAT
0
—
3450
ns
Data input setup time
TSU:DAT
250
—
—
ns
STOP condition setup time
TSU:STO
4000
—
—
ns
Output valid from clock
TAA
0
—
3750
ns
Bus free time
TBUF
4700
—
—
ns
Time between START and STOP
conditions.
conditions.
Fast Mode
Clock frequency
Clock frequency
TSCL
0
—
400
kHz
Clock high time
THIGH
600
—
—
ns
Clock low time
TLOW
1300
—
—
ns
SDA and SCL rise time
TR
20 + 0.1Cb
—
300
ns
From V
IL
to V
IH
SDA and SCL fall time
TF
20 + 0.1Cb
—
300
ns
From V
IH
to V
IL
START condition hold time
THD:STA
600
—
—
ns
After this period, the first clock
pulse is generated
pulse is generated
(Repeated) START condition
setup time
setup time
TSU:STA
600
—
—
ns
Data hold time
THD:DAT
0
—
900
ns
Data input setup time
TSU:DAT
100
—
—
ns
STOP condition setup time
TSU:STO
600
—
—
ns
Output valid from clock
TAA
0
—
1200
ns
Bus free time
TBUF
1300
—
—
ns
Time between START and STOP
conditions.
conditions.
Note 1:
This parameter is ensured by characterization and not 100% tested.
2:
This specification is not a part of the I2C specification. This specification is equivalent to the Data Hold Time (
THD:DAT
)
plus SDA Fall (or rise) time:
TAA
= T
HD:DAT
+ T
F
(
OR
T
R
).
3:
If this parameter is too short, it can create an unintended START or STOP condition to other devices on the same bus
line. If this parameter is too long, Clock Low time (T
line. If this parameter is too long, Clock Low time (T
LOW
) can be affected.
4:
For Data Input: This parameter must be longer than t
SP
. If this parameter is too long, the Data Input Setup (T
SU:DAT
) or
Clock Low time (T
LOW
) can be affected.
For Data Output: This parameter is characterized, and tested indirectly by testing T
AA
parameter.
5:
All timing parameters in high-speed modes are tested at V
DD
= 5V.