Microchip Technology MA330019 Data Sheet
dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04
DS70291G-page 298
© 2007-2012 Microchip Technology Inc.
23.4
DAC CLOCK
The DAC clock signal clocks the internal logic of the
Audio DAC module. The data sample rate of the Audio
DAC is an integer division of the rate of the DAC clock.
The DAC clock is generated via a clock divider circuit
that accepts an auxiliary clock from the auxiliary
oscillator. The divisor ratio is programmed by clock
Audio DAC module. The data sample rate of the Audio
DAC is an integer division of the rate of the DAC clock.
The DAC clock is generated via a clock divider circuit
that accepts an auxiliary clock from the auxiliary
oscillator. The divisor ratio is programmed by clock
divider bits (DACFDIV<6:0>) in the DAC Control
register (DAC1CON). The resulting DAC clock must
not exceed 25.6 MHz. If lower sample rates are to be
used, then the DAC filter clock frequency may be
reduced to reduce power consumption. The DAC clock
frequency is 256 times the sampling frequency.
register (DAC1CON). The resulting DAC clock must
not exceed 25.6 MHz. If lower sample rates are to be
used, then the DAC filter clock frequency may be
reduced to reduce power consumption. The DAC clock
frequency is 256 times the sampling frequency.
FIGURE 23-1:
BLOCK DIAGRAM OF AUDIO DIGITAL-TO-ANALOG CONVERTER (DAC)
FIGURE 23-2:
AUDIO DAC OUTPUT FOR RAMP INPUT (UNSIGNED)
DAC1RDAT
DAC1LDAT
D/A
D/A
CONTROL
CLK DIV
DACDFLT
Amp
16-b
it Dat
a
B
u
s
Amp
ACLK
Note 1:
If DAC1RDAT and DAC1LDAT are empty, data will be taken from the DACDFLT register.
Note 1
Note 1
DAC1LM
DAC1LP
DAC1LN
DAC1RM
DAC1RP
DAC1RN
Right Channel
Left Channel
DACFDIV<6:0>
0x0000
0xFFFF
DAC Input
Count (DAC1RDAT)
V
DACM
V
DACM
Positive DAC
Output (DAC1RP)
Negative DAC
Output (DAC1RN)
V
DACH
V
DACL
V
DACL
V
DACH
Note: V
OD
+ = V
DACH
- V
DACL
, V
OD
- = V
DACL
- V
DACH
; refer to Audio DAC Module Specifications,
, for typical values.