Texas Instruments Hercules TMS570LS04x/03x LaunchPad Evaluation Kit LAUNCHXL-TMS57004 LAUNCHXL-TMS57004 Data Sheet
Product codes
LAUNCHXL-TMS57004
3.3 V
V
CCIOPORH
1.2 V
V
CCPORH
V
CCIOPORL
V
(1.2 V)
V
/ V
(3.3 V)
CC
CCIO
CCP
nPORRST
8
6
6
7
7
9
3
V
CCPORL
V
IL(PORRST)
V
/ V
CCIO
CCP
V
CC
V
CCPORL
V
IL(PORRST)
V
IL
V
IL
V
IL
V
CCIOPORH
V
CCPORH
V
CCIOPORL
NOTE: There is no timing dependency between the ramp of the VCCIO and the VCC supply voltage; this is just an exemplary drawing.
SPNS186A – OCTOBER 2012 – REVISED SEPTEMBER 2013
4.2.2
Power-Down Sequence
The different supplies to the device can be powered down in any order.
4.2.3
Power-On Reset: nPORRST
This reset must be asserted by an external circuitry whenever the I/O or core supplies are outside the
recommended range. This signal has a glitch filter on it. It also has an internal pulldown.
recommended range. This signal has a glitch filter on it. It also has an internal pulldown.
4.2.3.1
nPORRST Electrical and Timing Requirements
Table 4-4. Electrical Requirements for nPORRST
NO Parameter
MIN
MAX
Unit
V
CCPORL
V
CC
low supply level when nPORRST must be active during power-
0.5
V
up
V
CCPORH
V
CC
high supply level when nPORRST must remain active during
1.14
V
power-up and become active during power down
V
CCIOPORL
V
CCIO
/ V
CCP
low supply level when nPORRST must be active during
1.1
V
power-up
V
CCIOPORH
V
CCIO
/ V
CCP
high supply level when nPORRST must remain active
3.0
V
during power-up and become active during power down
V
IL(PORRST)
Low-level input voltage of nPORRST V
CCIO
> 2.5V
0.2 * V
CCIO
V
Low-level input voltage of nPORRST V
CCIO
< 2.5V
0.5
V
3
t
su(PORRST)
Setup time, nPORRST active before V
CCIO
and V
CCP
> V
CCIOPORL
0
ms
during power-up
6
t
h(PORRST)
Hold time, nPORRST active after V
CC
> V
CCPORH
1
ms
7
t
su(PORRST)
Setup time, nPORRST active before V
CC
< V
CCPORH
during power
2
µs
down
8
t
h(PORRST)
Hold time, nPORRST active after V
CCIO
and V
CCP
> V
CCIOPORH
1
ms
9
t
h(PORRST)
Hold time, nPORRST active after V
CC
< V
CCPORL
0
ms
t
f(nPORRST)
Filter time nPORRST pin;
475
2000
ns
Pulses less than MIN will be filtered out, pulses greater than MAX
will generate a reset.
will generate a reset.
Figure 4-1. nPORRST Timing Diagram
26
System Information and Electrical Specifications
Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: